aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge/amd/agesa/family16kb/pci_devs.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/amd/agesa/family16kb/pci_devs.h')
-rw-r--r--src/northbridge/amd/agesa/family16kb/pci_devs.h44
1 files changed, 44 insertions, 0 deletions
diff --git a/src/northbridge/amd/agesa/family16kb/pci_devs.h b/src/northbridge/amd/agesa/family16kb/pci_devs.h
new file mode 100644
index 0000000000..be0f524139
--- /dev/null
+++ b/src/northbridge/amd/agesa/family16kb/pci_devs.h
@@ -0,0 +1,44 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Sage Electronic Engineering, LLC.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef _AMD_FAM16KB_PCI_DEVS_H_
+#define _AMD_FAM16KB_PCI_DEVS_H_
+
+#define BUS0 0
+
+/* Graphics and Display */
+#define GFX_DEV 0x1
+#define GFX_FUNC 0
+#define GFX_DEVFN PCI_DEVFN(GFX_DEV,GFX_FUNC)
+
+/* PCIe Ports */
+#define NB_PCIE_PORT1_DEV 0x1
+#define NB_PCIE_PORT2_DEV 0x2
+#define NB_PCIE_PORT3_DEV 0x3
+#define NB_PCIE_PORT4_DEV 0x4
+#define NB_PCIE_PORT5_DEV 0x5
+#define NB_PCIE_FUNC 2
+#define NB_PCIE_PORT_DEVID 0x1439
+#define NB_PCIE_PORT1_DEVFN PCI_DEVFN(NB_PCIE_PORT1_DEV,NB_PCIE_FUNC)
+#define NB_PCIE_PORT2_DEVFN PCI_DEVFN(NB_PCIE_PORT2_DEV,NB_PCIE_FUNC)
+#define NB_PCIE_PORT3_DEVFN PCI_DEVFN(NB_PCIE_PORT3_DEV,NB_PCIE_FUNC)
+#define NB_PCIE_PORT4_DEVFN PCI_DEVFN(NB_PCIE_PORT4_DEV,NB_PCIE_FUNC)
+#define NB_PCIE_PORT5_DEVFN PCI_DEVFN(NB_PCIE_PORT5_DEV,NB_PCIE_FUNC)
+
+#endif /* _AMD_FAM16KB_PCI_DEVS_H_ */