summaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/lenovo/thinkcentre_m710s/devicetree.cb7
1 files changed, 0 insertions, 7 deletions
diff --git a/src/mainboard/lenovo/thinkcentre_m710s/devicetree.cb b/src/mainboard/lenovo/thinkcentre_m710s/devicetree.cb
index bce93ae7e4..4d1828c5ab 100644
--- a/src/mainboard/lenovo/thinkcentre_m710s/devicetree.cb
+++ b/src/mainboard/lenovo/thinkcentre_m710s/devicetree.cb
@@ -9,13 +9,6 @@ chip soc/intel/skylake
"SlotLengthLong"
"PCIE16X"
"SlotDataBusWidth16X"
-
- # These configurations are technically for PCIe root
- # ports. However, they are used as there is no
- # equivalent for PEG devices.
- register "PcieRpClkReqSupport[0]" = "true"
- register "PcieRpClkReqNumber[0]" = "2"
- register "PcieRpClkSrcNumber[0]" = "0"
end
device ref igpu on end
device ref south_xhci on