aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard')
-rw-r--r--src/mainboard/google/brya/variants/redrix/overridetree.cb1
-rw-r--r--src/mainboard/google/brya/variants/redrix4es/overridetree.cb1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/google/brya/variants/redrix/overridetree.cb b/src/mainboard/google/brya/variants/redrix/overridetree.cb
index 2bf3fc23be..435f47a58f 100644
--- a/src/mainboard/google/brya/variants/redrix/overridetree.cb
+++ b/src/mainboard/google/brya/variants/redrix/overridetree.cb
@@ -43,7 +43,6 @@ chip soc/intel/alderlake
register "usb2_ports[1]" = "USB2_PORT_EMPTY"
register "usb2_ports[5]" = "USB2_PORT_EMPTY"
- register "usb2_ports[9]" = "USB2_PORT_EMPTY"
register "tcss_ports[1]" = "TCSS_PORT_EMPTY"
# Intel Common SoC Config
diff --git a/src/mainboard/google/brya/variants/redrix4es/overridetree.cb b/src/mainboard/google/brya/variants/redrix4es/overridetree.cb
index afffab5333..2a08af4e3b 100644
--- a/src/mainboard/google/brya/variants/redrix4es/overridetree.cb
+++ b/src/mainboard/google/brya/variants/redrix4es/overridetree.cb
@@ -43,7 +43,6 @@ chip soc/intel/alderlake
register "usb2_ports[1]" = "USB2_PORT_EMPTY"
register "usb2_ports[5]" = "USB2_PORT_EMPTY"
- register "usb2_ports[9]" = "USB2_PORT_EMPTY"
register "tcss_ports[1]" = "TCSS_PORT_EMPTY"
# Intel Common SoC Config