summaryrefslogtreecommitdiff
path: root/src/mainboard/supermicro/h8dmr_fam10
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/supermicro/h8dmr_fam10')
-rw-r--r--src/mainboard/supermicro/h8dmr_fam10/romstage.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/supermicro/h8dmr_fam10/romstage.c b/src/mainboard/supermicro/h8dmr_fam10/romstage.c
index bc1ca24334..461546528d 100644
--- a/src/mainboard/supermicro/h8dmr_fam10/romstage.c
+++ b/src/mainboard/supermicro/h8dmr_fam10/romstage.c
@@ -228,6 +228,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
printk(BIOS_DEBUG, "raminit_amdmct()\n");
raminit_amdmct(sysinfo);
+ cbmem_initialize_empty();
post_code(0x41);
post_cache_as_ram(); // BSP switch stack to ram, copy + execute stage 2