summaryrefslogtreecommitdiff
path: root/src/mainboard/starlabs/lite
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/starlabs/lite')
-rw-r--r--src/mainboard/starlabs/lite/variants/glk/devicetree.cb2
-rw-r--r--src/mainboard/starlabs/lite/variants/glkr/devicetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/starlabs/lite/variants/glk/devicetree.cb b/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
index f1ace5a559..fb9070fd34 100644
--- a/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
+++ b/src/mainboard/starlabs/lite/variants/glk/devicetree.cb
@@ -71,7 +71,7 @@ chip soc/intel/apollolake
device ref heci2 on end
device ref heci3 on end
device ref sata on
- register "SataPortsEnable[0]" = "1"
+ register "sata_ports_enable[0]" = "1"
end
device ref xhci on
# Motherboard USB Type C
diff --git a/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb b/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb
index 71932a6450..b4e627c4ab 100644
--- a/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb
+++ b/src/mainboard/starlabs/lite/variants/glkr/devicetree.cb
@@ -71,7 +71,7 @@ chip soc/intel/apollolake
device ref heci2 on end
device ref heci3 on end
device ref sata on
- register "SataPortsEnable[0]" = "1"
+ register "sata_ports_enable[0]" = "1"
end
device ref xhci on
# Motherboard USB Type C