aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb')
-rw-r--r--src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb18
1 files changed, 10 insertions, 8 deletions
diff --git a/src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb b/src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb
index d3d0ae72d0..237e6979ec 100644
--- a/src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb
+++ b/src/mainboard/purism/librem_bdw/variants/librem13v1/overridetree.cb
@@ -1,14 +1,16 @@
chip soc/intel/broadwell
- # Port 0 is HDD
- # Port 3 is M.2 NGFF
- register "sata_port_map" = "0x9"
+ device domain 0 on
+# chip soc/intel/broadwell/pch
+ # Port 0 is HDD
+ # Port 3 is M.2 NGFF
+ register "sata_port_map" = "0x9"
- # Port tuning for link stability
- register "sata_port0_gen3_dtle" = "9"
- register "sata_port3_gen3_dtle" = "9"
+ # Port tuning for link stability
+ register "sata_port0_gen3_dtle" = "9"
+ register "sata_port3_gen3_dtle" = "9"
- device domain 0 on
- device pci 1c.2 on end # PCIe Port #3 - LAN
+ device pci 1c.2 on end # PCIe Port #3 - LAN
+# end
end
end