aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/msi/ms9282/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/msi/ms9282/romstage.c')
-rw-r--r--src/mainboard/msi/ms9282/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/msi/ms9282/romstage.c b/src/mainboard/msi/ms9282/romstage.c
index d607a7d2e9..fc542513d5 100644
--- a/src/mainboard/msi/ms9282/romstage.c
+++ b/src/mainboard/msi/ms9282/romstage.c
@@ -155,7 +155,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
needs_reset |= optimize_link_incoherent_ht(sysinfo);
needs_reset |= mcp55_early_setup_x();
if (needs_reset) {
- print_info("ht reset -\n");
+ printk(BIOS_INFO, "ht reset -\n");
soft_reset();
}