aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/motorola
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/motorola')
-rw-r--r--src/mainboard/motorola/Kconfig1
-rw-r--r--src/mainboard/motorola/sandpoint/devicetree.cb30
-rw-r--r--src/mainboard/motorola/sandpointx3_altimus_mpc7410/devicetree.cb26
3 files changed, 57 insertions, 0 deletions
diff --git a/src/mainboard/motorola/Kconfig b/src/mainboard/motorola/Kconfig
new file mode 100644
index 0000000000..792d600548
--- /dev/null
+++ b/src/mainboard/motorola/Kconfig
@@ -0,0 +1 @@
+#
diff --git a/src/mainboard/motorola/sandpoint/devicetree.cb b/src/mainboard/motorola/sandpoint/devicetree.cb
new file mode 100644
index 0000000000..5ed46bd3b7
--- /dev/null
+++ b/src/mainboard/motorola/sandpoint/devicetree.cb
@@ -0,0 +1,30 @@
+##
+## Config file for the Motorola Sandpoint III development system.
+## Note that this has only been tested with the Altimus 7410 PMC.
+##
+
+##
+## Early board initialization, called from ppc_main()
+##
+initobject init.o
+initobject clock.o
+
+##
+## Stage 2 timer support
+##
+object clock.o
+
+##
+## Set our CONFIG_ARCH
+##
+arch ppc end
+
+##
+## Build the objects we have code for in this directory.
+##
+
+dir nvram
+dir flash
+
+addaction coreboot.a "$(CONFIG_CROSS_COMPILE)ranlib coreboot.a"
+makedefine CFLAGS += -g
diff --git a/src/mainboard/motorola/sandpointx3_altimus_mpc7410/devicetree.cb b/src/mainboard/motorola/sandpointx3_altimus_mpc7410/devicetree.cb
new file mode 100644
index 0000000000..bc13ca4471
--- /dev/null
+++ b/src/mainboard/motorola/sandpointx3_altimus_mpc7410/devicetree.cb
@@ -0,0 +1,26 @@
+chip northbridge/motorola/mpc107
+ device pci_domain 0 on
+ device pci 0.0 on end
+ device pci b.0 on
+ chip southbridge/winbond/w83c553
+ chip superio/nsc/pc97307
+ device pnp 15c.0 on end # Kyeboard
+ device pnp 15c.1 on end # Mouse
+ device pnp 15c.2 on end # Real-time Clock
+ device pnp 15c.3 on end # Floppy
+ device pnp 15c.4 on end # Parallel port
+ device pnp 15c.5 on end # com2
+ device pnp 15c.6 on end # com1
+ device pnp 15c.7 on end # gpio
+ device pnp 15c.8 on end # Power management
+ end
+ end
+ end # pci to isa bridge
+ device pci b.1 on end # pci ide controller
+ end
+ device cpu_bus 0 on
+ chip cpu/ppc/mpc74xx
+ device cpu 0 on end
+ end
+ end
+end