aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/libretrend/lt1000/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/libretrend/lt1000/devicetree.cb')
-rw-r--r--src/mainboard/libretrend/lt1000/devicetree.cb7
1 files changed, 3 insertions, 4 deletions
diff --git a/src/mainboard/libretrend/lt1000/devicetree.cb b/src/mainboard/libretrend/lt1000/devicetree.cb
index d6bc99078b..f173e1e5b7 100644
--- a/src/mainboard/libretrend/lt1000/devicetree.cb
+++ b/src/mainboard/libretrend/lt1000/devicetree.cb
@@ -25,10 +25,6 @@ chip soc/intel/skylake
register "gpe0_dw1" = "GPP_D"
register "gpe0_dw2" = "GPP_E"
- register "gen1_dec" = "0x007c0a01" # EC 0xa00-0xa7f
- register "gen2_dec" = "0x000c03e1" # COM3 port 0x3e0 - 0x3ef
- register "gen3_dec" = "0x00fc02e1" # COM2/4/5/6 ports 0x2e0 - 0x2ff
-
# Disable DPTF
register "dptf_enable" = "0"
@@ -173,6 +169,9 @@ chip soc/intel/skylake
device ref pcie_rp11 on end
device ref pcie_rp12 on end
device ref lpc_espi on
+ register "gen1_dec" = "0x007c0a01" # EC 0xa00-0xa7f
+ register "gen2_dec" = "0x000c03e1" # COM3 port 0x3e0 - 0x3ef
+ register "gen3_dec" = "0x00fc02e1" # COM2/4/5/6 ports 0x2e0 - 0x2ff
chip drivers/pc80/tpm
device pnp 0c31.0 on end
end