summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/x220
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/lenovo/x220')
-rw-r--r--src/mainboard/lenovo/x220/Makefile.mk1
-rw-r--r--src/mainboard/lenovo/x220/devicetree.cb16
-rw-r--r--src/mainboard/lenovo/x220/variants/x1/romstage.c20
-rw-r--r--src/mainboard/lenovo/x220/variants/x220/romstage.c20
4 files changed, 0 insertions, 57 deletions
diff --git a/src/mainboard/lenovo/x220/Makefile.mk b/src/mainboard/lenovo/x220/Makefile.mk
index b104bb52a9..7e59707915 100644
--- a/src/mainboard/lenovo/x220/Makefile.mk
+++ b/src/mainboard/lenovo/x220/Makefile.mk
@@ -2,7 +2,6 @@
bootblock-y += variants/$(VARIANT_DIR)/gpio.c
romstage-y += variants/$(VARIANT_DIR)/gpio.c
-romstage-y += variants/$(VARIANT_DIR)/romstage.c
ramstage-$(CONFIG_MAINBOARD_USE_LIBGFXINIT) += gma-mainboard.ads
bootblock-y += early_init.c
diff --git a/src/mainboard/lenovo/x220/devicetree.cb b/src/mainboard/lenovo/x220/devicetree.cb
index dc2f4a5858..aaeecc8246 100644
--- a/src/mainboard/lenovo/x220/devicetree.cb
+++ b/src/mainboard/lenovo/x220/devicetree.cb
@@ -19,22 +19,6 @@ chip northbridge/intel/sandybridge
register "ec_present" = "1" # I have an embedded controller
register "max_mem_clock_mhz" = "666" # So DDR3 freq = 1333
- register "usb_port_config" = "{
- { 1, 0, 0x0040 },
- { 1, 1, 0x0080 },
- { 1, 3, 0x0080 },
- { 1, 3, 0x0080 },
- { 1, 0, 0x0080 },
- { 1, 0, 0x0080 },
- { 1, 2, 0x0040 },
- { 1, 2, 0x0040 },
- { 1, 6, 0x0080 },
- { 1, 5, 0x0080 },
- { 1, 6, 0x0080 },
- { 1, 6, 0x0080 },
- { 1, 7, 0x0080 },
- { 1, 6, 0x0080 },}"
-
chip cpu/intel/model_206ax
# Values obtained from vendor BIOS v1.46
# schematics say 33Amps for 17W TDP, 53Amps for 35W TDP
diff --git a/src/mainboard/lenovo/x220/variants/x1/romstage.c b/src/mainboard/lenovo/x220/variants/x1/romstage.c
deleted file mode 100644
index 593b7b2008..0000000000
--- a/src/mainboard/lenovo/x220/variants/x1/romstage.c
+++ /dev/null
@@ -1,20 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0-only */
-
-#include <southbridge/intel/bd82x6x/pch.h>
-
-const struct southbridge_usb_port mainboard_usb_ports[] = {
- { 1, 1, 0 },
- { 1, 1, 1 },
- { 1, 1, 3 },
- { 1, 0, 3 },
- { 1, 0, 3 },
- { 1, 1, 3 },
- { 0, 0, 3 },
- { 0, 0, 3 },
- { 1, 1, 4 },
- { 1, 1, 5 },
- { 1, 0, 7 },
- { 1, 1, 7 },
- { 1, 1, 7 },
- { 1, 0, 7 },
-};
diff --git a/src/mainboard/lenovo/x220/variants/x220/romstage.c b/src/mainboard/lenovo/x220/variants/x220/romstage.c
deleted file mode 100644
index bd33cef65f..0000000000
--- a/src/mainboard/lenovo/x220/variants/x220/romstage.c
+++ /dev/null
@@ -1,20 +0,0 @@
-/* SPDX-License-Identifier: GPL-2.0-only */
-
-#include <southbridge/intel/bd82x6x/pch.h>
-
-const struct southbridge_usb_port mainboard_usb_ports[] = {
- { 1, 0, 0 },
- { 1, 1, 1 },
- { 1, 1, 3 },
- { 1, 1, 3 },
- { 1, 1, -1 },
- { 1, 1, -1 },
- { 1, 0, 2 },
- { 1, 0, 2 },
- { 1, 1, 6 },
- { 1, 1, 5 },
- { 1, 1, 6 },
- { 1, 1, 6 },
- { 1, 1, 7 },
- { 1, 1, 6 },
-};