summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/x220/variants
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/lenovo/x220/variants')
-rw-r--r--src/mainboard/lenovo/x220/variants/x1/gpio.c1
-rw-r--r--src/mainboard/lenovo/x220/variants/x1/romstage.c1
-rw-r--r--src/mainboard/lenovo/x220/variants/x220/gpio.c1
-rw-r--r--src/mainboard/lenovo/x220/variants/x220/romstage.c1
4 files changed, 0 insertions, 4 deletions
diff --git a/src/mainboard/lenovo/x220/variants/x1/gpio.c b/src/mainboard/lenovo/x220/variants/x1/gpio.c
index c1cff882dd..e0711bac17 100644
--- a/src/mainboard/lenovo/x220/variants/x1/gpio.c
+++ b/src/mainboard/lenovo/x220/variants/x1/gpio.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#include <southbridge/intel/common/gpio.h>
diff --git a/src/mainboard/lenovo/x220/variants/x1/romstage.c b/src/mainboard/lenovo/x220/variants/x1/romstage.c
index b935458ae2..593b7b2008 100644
--- a/src/mainboard/lenovo/x220/variants/x1/romstage.c
+++ b/src/mainboard/lenovo/x220/variants/x1/romstage.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#include <southbridge/intel/bd82x6x/pch.h>
diff --git a/src/mainboard/lenovo/x220/variants/x220/gpio.c b/src/mainboard/lenovo/x220/variants/x220/gpio.c
index 7416f4db74..63c6e808a0 100644
--- a/src/mainboard/lenovo/x220/variants/x220/gpio.c
+++ b/src/mainboard/lenovo/x220/variants/x220/gpio.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#include <southbridge/intel/common/gpio.h>
static const struct pch_gpio_set1 pch_gpio_set1_mode = {
diff --git a/src/mainboard/lenovo/x220/variants/x220/romstage.c b/src/mainboard/lenovo/x220/variants/x220/romstage.c
index 3d7a410feb..bd33cef65f 100644
--- a/src/mainboard/lenovo/x220/variants/x220/romstage.c
+++ b/src/mainboard/lenovo/x220/variants/x220/romstage.c
@@ -1,5 +1,4 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-/* This file is part of the coreboot project. */
#include <southbridge/intel/bd82x6x/pch.h>