aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t440p
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/lenovo/t440p')
-rw-r--r--src/mainboard/lenovo/t440p/devicetree.cb14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/mainboard/lenovo/t440p/devicetree.cb b/src/mainboard/lenovo/t440p/devicetree.cb
index 58f0ca82a1..e8f8a1a396 100644
--- a/src/mainboard/lenovo/t440p/devicetree.cb
+++ b/src/mainboard/lenovo/t440p/devicetree.cb
@@ -38,14 +38,14 @@ chip northbridge/intel/haswell
register "gen4_dec" = "0x000c06a1"
register "gpi13_routing" = "2"
register "gpi1_routing" = "2"
- register "pirqa_routing" = "0x8b"
- register "pirqb_routing" = "0x8a"
- register "pirqc_routing" = "0x8a"
- register "pirqd_routing" = "0x89"
- register "pirqe_routing" = "0x86"
+ register "pirqa_routing" = "0x80"
+ register "pirqb_routing" = "0x80"
+ register "pirqc_routing" = "0x80"
+ register "pirqd_routing" = "0x80"
+ register "pirqe_routing" = "0x80"
register "pirqf_routing" = "0x80"
- register "pirqg_routing" = "0x8b"
- register "pirqh_routing" = "0x87"
+ register "pirqg_routing" = "0x80"
+ register "pirqh_routing" = "0x80"
register "sata_ahci" = "1"
# 0(HDD), 1(M.2), 5(ODD)
register "sata_port_map" = "0x23"