aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/iwave/iWRainbowG6/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/iwave/iWRainbowG6/romstage.c')
-rw-r--r--src/mainboard/iwave/iWRainbowG6/romstage.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/iwave/iWRainbowG6/romstage.c b/src/mainboard/iwave/iWRainbowG6/romstage.c
index 37b442c0be..a6c5a715c3 100644
--- a/src/mainboard/iwave/iWRainbowG6/romstage.c
+++ b/src/mainboard/iwave/iWRainbowG6/romstage.c
@@ -20,6 +20,7 @@
#include <device/pnp_def.h>
#include <cpu/x86/lapic.h>
#include <cpu/x86/cache.h>
+#include <cpu/intel/romstage.h>
#include <arch/cpu.h>
#include <console/console.h>
#if 0
@@ -328,8 +329,7 @@ static void poulsbo_setup_Stage2Regs(void)
printk(BIOS_DEBUG, " done.\n");
}
-#include <cpu/intel/romstage.h>
-void main(unsigned long bist)
+void mainboard_romstage_entry(unsigned long bist)
{
int boot_mode = 0;