aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/iwave/iWRainbowG6/dsdt.asl
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/iwave/iWRainbowG6/dsdt.asl')
-rw-r--r--src/mainboard/iwave/iWRainbowG6/dsdt.asl8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/iwave/iWRainbowG6/dsdt.asl b/src/mainboard/iwave/iWRainbowG6/dsdt.asl
index f19ffb9043..5bf59a7d89 100644
--- a/src/mainboard/iwave/iWRainbowG6/dsdt.asl
+++ b/src/mainboard/iwave/iWRainbowG6/dsdt.asl
@@ -30,7 +30,7 @@ DefinitionBlock(
#include "acpi/platform.asl"
// global NVS and variables
- #include "../../../southbridge/intel/sch/acpi/globalnvs.asl"
+ #include <southbridge/intel/sch/acpi/globalnvs.asl>
// General Purpose Events
//#include "acpi/gpe.asl"
@@ -40,11 +40,11 @@ DefinitionBlock(
Scope (\_SB) {
Device (PCI0)
{
- #include "../../../northbridge/intel/sch/acpi/sch.asl"
- #include "../../../southbridge/intel/sch/acpi/sch.asl"
+ #include <northbridge/intel/sch/acpi/sch.asl>
+ #include <southbridge/intel/sch/acpi/sch.asl>
}
}
/* Chipset specific sleep states */
- #include "../../../southbridge/intel/sch/acpi/sleepstates.asl"
+ #include <southbridge/intel/sch/acpi/sleepstates.asl>
}