aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/wtm2/dsdt.asl
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/wtm2/dsdt.asl')
-rw-r--r--src/mainboard/intel/wtm2/dsdt.asl22
1 files changed, 14 insertions, 8 deletions
diff --git a/src/mainboard/intel/wtm2/dsdt.asl b/src/mainboard/intel/wtm2/dsdt.asl
index 112a47ab4a..b920cd458b 100644
--- a/src/mainboard/intel/wtm2/dsdt.asl
+++ b/src/mainboard/intel/wtm2/dsdt.asl
@@ -33,26 +33,32 @@ DefinitionBlock(
#include "acpi/platform.asl"
// global NVS and variables
- #include <southbridge/intel/lynxpoint/acpi/globalnvs.asl>
+ #include <soc/intel/broadwell/acpi/globalnvs.asl>
// General Purpose Events
//#include "acpi/gpe.asl"
- #include "acpi/thermal.asl"
-
- #include "../../../cpu/intel/haswell/acpi/cpu.asl"
+ // CPU
+ #include <soc/intel/broadwell/acpi/cpu.asl>
Scope (\_SB) {
Device (PCI0)
{
- #include <northbridge/intel/haswell/acpi/haswell.asl>
- #include <southbridge/intel/lynxpoint/acpi/pch.asl>
+ #include <soc/intel/broadwell/acpi/systemagent.asl>
+ #include <soc/intel/broadwell/acpi/pch.asl>
}
}
+ // Thermal handler
+ #include "acpi/thermal.asl"
+
+ // Chrome OS specific
#include "acpi/chromeos.asl"
#include <vendorcode/google/chromeos/acpi/chromeos.asl>
- /* Chipset specific sleep states */
- #include <southbridge/intel/lynxpoint/acpi/sleepstates.asl>
+ // Chipset specific sleep states
+ #include <soc/intel/broadwell/acpi/sleepstates.asl>
+
+ // Mainboard specific
+ #include "acpi/mainboard.asl"
}