aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/sklrvp/ramstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/sklrvp/ramstage.c')
-rw-r--r--src/mainboard/intel/sklrvp/ramstage.c23
1 files changed, 0 insertions, 23 deletions
diff --git a/src/mainboard/intel/sklrvp/ramstage.c b/src/mainboard/intel/sklrvp/ramstage.c
deleted file mode 100644
index 8597e1c941..0000000000
--- a/src/mainboard/intel/sklrvp/ramstage.c
+++ /dev/null
@@ -1,23 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2014 Intel Corporation
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include "gpio_rvp3.h"
-#include <soc/ramstage.h>
-
-void mainboard_silicon_init_params(SILICON_INIT_UPD *params)
-{
- /*update gpio table*/
- params->GpioTablePtr = (UINT32 *)GpioTableRvp3;
-}