summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/mtlrvp/variants
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/mtlrvp/variants')
-rw-r--r--src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb6
-rw-r--r--src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/include/baseboard/gpio.h (renamed from src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp/include/baseboard/gpio.h)0
-rw-r--r--src/mainboard/intel/mtlrvp/variants/mtlrvp_p/overridetree.cb4
-rw-r--r--src/mainboard/intel/mtlrvp/variants/mtlrvp_p_ext_ec/overridetree.cb4
4 files changed, 14 insertions, 0 deletions
diff --git a/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb b/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb
new file mode 100644
index 0000000000..ad261da896
--- /dev/null
+++ b/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/devicetree.cb
@@ -0,0 +1,6 @@
+chip soc/intel/meteorlake
+
+ device domain 0 on
+ device ref igpu on end
+ end
+end
diff --git a/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp/include/baseboard/gpio.h b/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/include/baseboard/gpio.h
index a708db11ad..a708db11ad 100644
--- a/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp/include/baseboard/gpio.h
+++ b/src/mainboard/intel/mtlrvp/variants/baseboard/mtlrvp_p/include/baseboard/gpio.h
diff --git a/src/mainboard/intel/mtlrvp/variants/mtlrvp_p/overridetree.cb b/src/mainboard/intel/mtlrvp/variants/mtlrvp_p/overridetree.cb
new file mode 100644
index 0000000000..7ca002470e
--- /dev/null
+++ b/src/mainboard/intel/mtlrvp/variants/mtlrvp_p/overridetree.cb
@@ -0,0 +1,4 @@
+chip soc/intel/meteorlake
+
+ device domain 0 on end
+end
diff --git a/src/mainboard/intel/mtlrvp/variants/mtlrvp_p_ext_ec/overridetree.cb b/src/mainboard/intel/mtlrvp/variants/mtlrvp_p_ext_ec/overridetree.cb
new file mode 100644
index 0000000000..7ca002470e
--- /dev/null
+++ b/src/mainboard/intel/mtlrvp/variants/mtlrvp_p_ext_ec/overridetree.cb
@@ -0,0 +1,4 @@
+chip soc/intel/meteorlake
+
+ device domain 0 on end
+end