summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/eagleheights/Config.lb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/eagleheights/Config.lb')
-rw-r--r--src/mainboard/intel/eagleheights/Config.lb3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/mainboard/intel/eagleheights/Config.lb b/src/mainboard/intel/eagleheights/Config.lb
index 8346682908..ea76cad821 100644
--- a/src/mainboard/intel/eagleheights/Config.lb
+++ b/src/mainboard/intel/eagleheights/Config.lb
@@ -109,7 +109,8 @@ ldscript /arch/i386/lib/id.lds
##
## Setup Cache-As-Ram
##
-mainboardinit cpu/intel/model_6fx/cache_as_ram.inc
+## Use Intel Core (not Core 2) code for CAR init, any CPU might be used.
+mainboardinit cpu/intel/model_6ex/cache_as_ram.inc
###
### This is the early phase of coreboot startup