summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/adlrvp
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/adlrvp')
-rw-r--r--src/mainboard/intel/adlrvp/devicetree.cb36
-rw-r--r--src/mainboard/intel/adlrvp/devicetree_m.cb28
-rw-r--r--src/mainboard/intel/adlrvp/devicetree_n.cb34
3 files changed, 49 insertions, 49 deletions
diff --git a/src/mainboard/intel/adlrvp/devicetree.cb b/src/mainboard/intel/adlrvp/devicetree.cb
index 9bd99b18f7..a4f85947a9 100644
--- a/src/mainboard/intel/adlrvp/devicetree.cb
+++ b/src/mainboard/intel/adlrvp/devicetree.cb
@@ -11,10 +11,10 @@ chip soc/intel/alderlake
# FSP configuration
# Enable CNVi BT
- register "CnviBtCore" = "true"
+ register "cnvi_bt_core" = "true"
# Sagv Configuration
- register "SaGv" = "SaGv_Enabled"
+ register "sagv" = "SaGv_Enabled"
register "usb2_ports[0]" = "USB2_PORT_MID(OC0)" # Type-C Port1
register "usb2_ports[1]" = "USB2_PORT_MID(OC0)" # Type-C Port2
@@ -72,7 +72,7 @@ chip soc/intel/alderlake
}"
# Hybrid storage mode
- register "HybridStorageMode" = "1"
+ register "hybrid_storage_mode" = "1"
# Enable CPU PCIE RP 1 using CLK 0
register "cpu_pcie_rp[CPU_RP(1)]" = "{
@@ -95,16 +95,16 @@ chip soc/intel/alderlake
.flags = PCIE_RP_LTR | PCIE_RP_AER,
}"
- register "SataSalpSupport" = "1"
+ register "sata_salp_support" = "1"
- register "SataPortsEnable" = "{
+ register "sata_ports_enable" = "{
[0] = 1,
[1] = 1,
[2] = 1,
[3] = 1,
}"
- register "SataPortsDevSlp" = "{
+ register "sata_ports_dev_slp" = "{
[0] = 1,
[1] = 1,
[2] = 1,
@@ -112,19 +112,19 @@ chip soc/intel/alderlake
}"
# Enable EDP in PortA
- register "DdiPortAConfig" = "1"
+ register "ddi_portA_config" = "1"
# Enable HDMI in Port B
register "ddi_ports_config" = "{
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
}"
# TCSS USB3
- register "TcssAuxOri" = "0"
+ register "tcss_aux_ori" = "0"
register "s0ix_enable" = "1"
register "dptf_enable" = "1"
- register "SerialIoI2cMode" = "{
+ register "serial_io_i2c_mode" = "{
[PchSerialIoIndexI2C0] = PchSerialIoPci,
[PchSerialIoIndexI2C1] = PchSerialIoPci,
[PchSerialIoIndexI2C2] = PchSerialIoPci,
@@ -133,40 +133,40 @@ chip soc/intel/alderlake
[PchSerialIoIndexI2C5] = PchSerialIoPci,
}"
- register "SerialIoGSpiMode" = "{
+ register "serial_io_gspi_mode" = "{
[PchSerialIoIndexGSPI0] = PchSerialIoPci,
[PchSerialIoIndexGSPI1] = PchSerialIoDisabled,
[PchSerialIoIndexGSPI2] = PchSerialIoDisabled,
[PchSerialIoIndexGSPI3] = PchSerialIoDisabled,
}"
- register "SerialIoGSpiCsMode" = "{
+ register "serial_io_gspi_cs_mode" = "{
[PchSerialIoIndexGSPI0] = 0,
[PchSerialIoIndexGSPI1] = 0,
[PchSerialIoIndexGSPI2] = 0,
[PchSerialIoIndexGSPI3] = 0,
}"
- register "SerialIoGSpiCsState" = "{
+ register "serial_io_gspi_cs_state" = "{
[PchSerialIoIndexGSPI0] = 0,
[PchSerialIoIndexGSPI1] = 0,
[PchSerialIoIndexGSPI2] = 0,
[PchSerialIoIndexGSPI3] = 0,
}"
- register "SerialIoUartMode" = "{
+ register "serial_io_uart_mode" = "{
[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
[PchSerialIoIndexUART2] = PchSerialIoDisabled,
}"
# HD Audio
- register "PchHdaDspEnable" = "1"
- register "PchHdaIDispLinkTmode" = "HDA_TMODE_8T"
- register "PchHdaIDispLinkFrequency" = "HDA_LINKFREQ_96MHZ"
- register "PchHdaIDispCodecEnable" = "1"
+ register "pch_hda_dsp_enable" = "1"
+ register "pch_hda_idisp_link_tmode" = "HDA_TMODE_8T"
+ register "pch_hda_idisp_link_frequency" = "HDA_LINKFREQ_96MHZ"
+ register "pch_hda_idisp_codec_enable" = "1"
- register "CnviBtAudioOffload" = "true"
+ register "cnvi_bt_audio_offload" = "true"
# Intel Common SoC Config
register "common_soc_config" = "{
diff --git a/src/mainboard/intel/adlrvp/devicetree_m.cb b/src/mainboard/intel/adlrvp/devicetree_m.cb
index c637ec3d54..4a41df61f7 100644
--- a/src/mainboard/intel/adlrvp/devicetree_m.cb
+++ b/src/mainboard/intel/adlrvp/devicetree_m.cb
@@ -36,10 +36,10 @@ chip soc/intel/alderlake
register "usb3_ports[3]" = "USB3_PORT_DEFAULT(OC_SKIP)" # M.2 WLAN
# Sagv Configuration
- register "SaGv" = "SaGv_Enabled"
+ register "sagv" = "SaGv_Enabled"
# Enable CNVi Bluetooth
- register "CnviBtCore" = "true"
+ register "cnvi_bt_core" = "true"
# EC host command ranges are in 0x800-0x8ff & 0x200-0x20f
register "gen1_dec" = "0x00fc0801"
@@ -80,7 +80,7 @@ chip soc/intel/alderlake
}"
# Hybrid storage mode
- register "HybridStorageMode" = "1"
+ register "hybrid_storage_mode" = "1"
# Enable CPU PCIE RP 1 using CLK 0
register "cpu_pcie_rp[CPU_RP(1)]" = "{
@@ -90,18 +90,18 @@ chip soc/intel/alderlake
}"
# Enable EDP in PortA
- register "DdiPortAConfig" = "1"
+ register "ddi_portA_config" = "1"
# Enable HDMI in Port B
register "ddi_ports_config" = "{
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
}"
# TCSS USB3
- register "TcssAuxOri" = "0"
+ register "tcss_aux_ori" = "0"
register "s0ix_enable" = "1"
- register "SerialIoI2cMode" = "{
+ register "serial_io_i2c_mode" = "{
[PchSerialIoIndexI2C0] = PchSerialIoPci,
[PchSerialIoIndexI2C1] = PchSerialIoPci,
[PchSerialIoIndexI2C2] = PchSerialIoDisabled,
@@ -110,38 +110,38 @@ chip soc/intel/alderlake
[PchSerialIoIndexI2C5] = PchSerialIoPci,
}"
- register "SerialIoGSpiMode" = "{
+ register "serial_io_gspi_mode" = "{
[PchSerialIoIndexGSPI0] = PchSerialIoPci,
[PchSerialIoIndexGSPI1] = PchSerialIoPci,
[PchSerialIoIndexGSPI2] = PchSerialIoDisabled,
[PchSerialIoIndexGSPI3] = PchSerialIoDisabled,
}"
- register "SerialIoGSpiCsMode" = "{
+ register "serial_io_gspi_cs_mode" = "{
[PchSerialIoIndexGSPI0] = 0,
[PchSerialIoIndexGSPI1] = 1,
[PchSerialIoIndexGSPI2] = 0,
[PchSerialIoIndexGSPI3] = 0,
}"
- register "SerialIoGSpiCsState" = "{
+ register "serial_io_gspi_cs_state" = "{
[PchSerialIoIndexGSPI0] = 0,
[PchSerialIoIndexGSPI1] = 0,
[PchSerialIoIndexGSPI2] = 0,
[PchSerialIoIndexGSPI3] = 0,
}"
- register "SerialIoUartMode" = "{
+ register "serial_io_uart_mode" = "{
[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
[PchSerialIoIndexUART2] = PchSerialIoDisabled,
}"
# HD Audio
- register "PchHdaDspEnable" = "1"
- register "PchHdaIDispLinkTmode" = "HDA_TMODE_8T"
- register "PchHdaIDispLinkFrequency" = "HDA_LINKFREQ_96MHZ"
- register "PchHdaIDispCodecEnable" = "1"
+ register "pch_hda_dsp_enable" = "1"
+ register "pch_hda_idisp_link_tmode" = "HDA_TMODE_8T"
+ register "pch_hda_idisp_link_frequency" = "HDA_LINKFREQ_96MHZ"
+ register "pch_hda_idisp_codec_enable" = "1"
# Intel Common SoC Config
register "common_soc_config" = "{
diff --git a/src/mainboard/intel/adlrvp/devicetree_n.cb b/src/mainboard/intel/adlrvp/devicetree_n.cb
index f7da2d16c8..d38c010704 100644
--- a/src/mainboard/intel/adlrvp/devicetree_n.cb
+++ b/src/mainboard/intel/adlrvp/devicetree_n.cb
@@ -11,10 +11,10 @@ chip soc/intel/alderlake
# FSP configuration
# Enable CNVi BT
- register "CnviBtCore" = "true"
+ register "cnvi_bt_core" = "true"
# Sagv Configuration
- register "SaGv" = "SaGv_Enabled"
+ register "sagv" = "SaGv_Enabled"
# eMMC HS400
register "emmc_enable_hs400_mode" = "1"
@@ -54,16 +54,16 @@ chip soc/intel/alderlake
.flags = PCIE_RP_CLK_REQ_DETECT,
}"
- register "SataSalpSupport" = "1"
+ register "sata_salp_support" = "1"
- register "SataPortsEnable" = "{
+ register "sata_ports_enable" = "{
[0] = 1,
[1] = 1,
[2] = 1,
[3] = 1,
}"
- register "SataPortsDevSlp" = "{
+ register "sata_ports_dev_slp" = "{
[0] = 1,
[1] = 1,
[2] = 1,
@@ -71,19 +71,19 @@ chip soc/intel/alderlake
}"
# Enable EDP in PortA
- register "DdiPortAConfig" = "1"
+ register "ddi_portA_config" = "1"
# Enable HDMI in Port B
register "ddi_ports_config" = "{
[DDI_PORT_B] = DDI_ENABLE_HPD | DDI_ENABLE_DDC,
}"
# TCSS USB3
- register "TcssAuxOri" = "4"
+ register "tcss_aux_ori" = "4"
register "typec_aux_bias_pads[1]" = "{.pad_auxp_dc = GPP_E20, .pad_auxn_dc = GPP_E21}"
register "s0ix_enable" = "1"
- register "SerialIoI2cMode" = "{
+ register "serial_io_i2c_mode" = "{
[PchSerialIoIndexI2C0] = PchSerialIoPci,
[PchSerialIoIndexI2C1] = PchSerialIoPci,
[PchSerialIoIndexI2C2] = PchSerialIoPci,
@@ -92,40 +92,40 @@ chip soc/intel/alderlake
[PchSerialIoIndexI2C5] = PchSerialIoPci,
}"
- register "SerialIoGSpiMode" = "{
+ register "serial_io_gspi_mode" = "{
[PchSerialIoIndexGSPI0] = PchSerialIoPci,
[PchSerialIoIndexGSPI1] = PchSerialIoDisabled,
[PchSerialIoIndexGSPI2] = PchSerialIoDisabled,
[PchSerialIoIndexGSPI3] = PchSerialIoDisabled,
}"
- register "SerialIoGSpiCsMode" = "{
+ register "serial_io_gspi_cs_mode" = "{
[PchSerialIoIndexGSPI0] = 0,
[PchSerialIoIndexGSPI1] = 0,
[PchSerialIoIndexGSPI2] = 0,
[PchSerialIoIndexGSPI3] = 0,
}"
- register "SerialIoGSpiCsState" = "{
+ register "serial_io_gspi_cs_state" = "{
[PchSerialIoIndexGSPI0] = 0,
[PchSerialIoIndexGSPI1] = 0,
[PchSerialIoIndexGSPI2] = 0,
[PchSerialIoIndexGSPI3] = 0,
}"
- register "SerialIoUartMode" = "{
+ register "serial_io_uart_mode" = "{
[PchSerialIoIndexUART0] = PchSerialIoSkipInit,
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
[PchSerialIoIndexUART2] = PchSerialIoDisabled,
}"
# HD Audio
- register "PchHdaDspEnable" = "1"
- register "PchHdaIDispLinkTmode" = "HDA_TMODE_8T"
- register "PchHdaIDispLinkFrequency" = "HDA_LINKFREQ_96MHZ"
- register "PchHdaIDispCodecEnable" = "1"
+ register "pch_hda_dsp_enable" = "1"
+ register "pch_hda_idisp_link_tmode" = "HDA_TMODE_8T"
+ register "pch_hda_idisp_link_frequency" = "HDA_LINKFREQ_96MHZ"
+ register "pch_hda_idisp_codec_enable" = "1"
- register "CnviBtAudioOffload" = "true"
+ register "cnvi_bt_audio_offload" = "true"
# Intel Common SoC Config
register "common_soc_config" = "{
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 22:52:38 +0000