summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/adlrvp/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/adlrvp/devicetree.cb')
-rw-r--r--src/mainboard/intel/adlrvp/devicetree.cb2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/intel/adlrvp/devicetree.cb b/src/mainboard/intel/adlrvp/devicetree.cb
index cf9afaf68c..c18223ff47 100644
--- a/src/mainboard/intel/adlrvp/devicetree.cb
+++ b/src/mainboard/intel/adlrvp/devicetree.cb
@@ -53,9 +53,7 @@ chip soc/intel/alderlake
# Enable PCH PCIE RP 8 using CLK 6
register "PchPcieRpEnable[7]" = "1"
- register "PcieClkSrcClkReq[7]" = "6" # CLKSRC -> 7 and CLKREQ -> 6
register "PcieClkSrcUsage[6]" = "PCIE_CLK_FREE" # CLK 6 is using free running CLK
- register "PcieRpClkReqDetect[6]" = "1"
# Enable PCH PCIE RP 9 using CLK 1
register "PchPcieRpEnable[8]" = "1"