aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/rex/Kconfig1
-rw-r--r--src/mainboard/google/rex/dsdt.asl20
2 files changed, 21 insertions, 0 deletions
diff --git a/src/mainboard/google/rex/Kconfig b/src/mainboard/google/rex/Kconfig
index 1c9ed235c0..d848ac71f2 100644
--- a/src/mainboard/google/rex/Kconfig
+++ b/src/mainboard/google/rex/Kconfig
@@ -1,6 +1,7 @@
config BOARD_GOOGLE_REX_COMMON
def_bool n
select BOARD_ROMSIZE_KB_32768
+ select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES
config BOARD_GOOGLE_BASEBOARD_REX
diff --git a/src/mainboard/google/rex/dsdt.asl b/src/mainboard/google/rex/dsdt.asl
index 10d08e26e2..cecfe521fa 100644
--- a/src/mainboard/google/rex/dsdt.asl
+++ b/src/mainboard/google/rex/dsdt.asl
@@ -11,4 +11,24 @@ DefinitionBlock(
0x20110725 // OEM revision
)
{
+ /* Some generic macros */
+ #include <acpi/dsdt_top.asl>
+ #include <soc/intel/common/acpi/platform.asl>
+
+ /* global NVS and variables */
+ #include <soc/intel/common/block/acpi/acpi/globalnvs.asl>
+
+ /* CPU */
+ #include <cpu/intel/common/acpi/cpu.asl>
+
+ Scope (\_SB) {
+ Device (PCI0)
+ {
+ #include <soc/intel/common/block/acpi/acpi/northbridge.asl>
+ #include <soc/intel/meteorlake/acpi/southbridge.asl>
+ }
+ }
+
+ /* Chipset specific sleep states */
+ #include <southbridge/intel/common/acpi/sleepstates.asl>
}