summaryrefslogtreecommitdiff
path: root/src/mainboard/google/volteer
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/volteer')
-rw-r--r--src/mainboard/google/volteer/variants/halvor/gpio.c4
-rw-r--r--src/mainboard/google/volteer/variants/halvor/overridetree.cb2
2 files changed, 5 insertions, 1 deletions
diff --git a/src/mainboard/google/volteer/variants/halvor/gpio.c b/src/mainboard/google/volteer/variants/halvor/gpio.c
index 2a986882e6..1cbe62d9ad 100644
--- a/src/mainboard/google/volteer/variants/halvor/gpio.c
+++ b/src/mainboard/google/volteer/variants/halvor/gpio.c
@@ -23,6 +23,8 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF(GPP_A9, NONE, DEEP, NF1),
/* A10 : I2S2_RXD ==> I2S1_RXD */
PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),
+ /* A13 : PMC_I2C_SCL ==> BT_DISABLE_L */
+ PAD_CFG_GPO(GPP_A13, 1, DEEP),
/* A18 : DDSP_HPDB ==> NC */
PAD_NC(GPP_A18, NONE),
/* A22 : DDPC_CTRLDATA ==> NC */
@@ -96,6 +98,8 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_F11, NONE),
/* F12 : GSXDOUT ==> EN_PP3300_TRACKPAD */
PAD_CFG_GPO(GPP_F12, 1, DEEP),
+ /* F13 : GSXDOUT ==> WiFi_DISABLE_L */
+ PAD_CFG_GPO(GPP_F13, 1, DEEP),
/* F14 : GSXDIN ==> NC */
PAD_NC(GPP_F14, NONE),
/* F15 : GSXSRESET# ==> NC */
diff --git a/src/mainboard/google/volteer/variants/halvor/overridetree.cb b/src/mainboard/google/volteer/variants/halvor/overridetree.cb
index 12e059c100..c6ac1b7173 100644
--- a/src/mainboard/google/volteer/variants/halvor/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/halvor/overridetree.cb
@@ -8,7 +8,7 @@ chip soc/intel/tigerlake
register "usb2_ports[6]" = "USB2_PORT_EMPTY" # Type-A / Type-C Not Used
register "usb2_ports[7]" = "USB2_PORT_EMPTY" # Type-A / Type-C Not Used
register "usb2_ports[8]" = "USB2_PORT_EMPTY" # Type-A / Type-C Not Used
- register "usb2_ports[9]" = "USB2_PORT_EMPTY" # Type-A / Type-C Not Used
+ register "usb2_ports[9]" = "USB2_PORT_MID(OC_SKIP)" # Reserve for CNVi BT
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC0)" # Type-A / Type-C Port 0
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC1)" # Type-A / Type-C Port 1