summaryrefslogtreecommitdiff
path: root/src/mainboard/google/volteer/Kconfig
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/volteer/Kconfig')
-rw-r--r--src/mainboard/google/volteer/Kconfig18
1 files changed, 9 insertions, 9 deletions
diff --git a/src/mainboard/google/volteer/Kconfig b/src/mainboard/google/volteer/Kconfig
index 0c77a79d57..8a605ca999 100644
--- a/src/mainboard/google/volteer/Kconfig
+++ b/src/mainboard/google/volteer/Kconfig
@@ -6,34 +6,34 @@ config BOARD_GOOGLE_BASEBOARD_VOLTEER
select DRIVERS_GENESYSLOGIC_GL9763E
select DRIVERS_I2C_GENERIC
select DRIVERS_I2C_HID
+ select DRIVERS_I2C_MAX98373
select DRIVERS_I2C_SX9310
select DRIVERS_INTEL_DPTF
select DRIVERS_INTEL_PMC
- select DRIVERS_INTEL_USB4_RETIMER
- select DRIVERS_I2C_MAX98373
select DRIVERS_INTEL_SOUNDWIRE
- select DRIVERS_SPI_ACPI
+ select DRIVERS_INTEL_USB4_RETIMER
select DRIVERS_SOUNDWIRE_ALC5682
select DRIVERS_SOUNDWIRE_MAX98373
+ select DRIVERS_SPI_ACPI
select DRIVERS_USB_ACPI
select EC_GOOGLE_CHROMEEC
select EC_GOOGLE_CHROMEEC_BOARDID
- select EC_GOOGLE_CHROMEEC_SKUID
select EC_GOOGLE_CHROMEEC_LPC
+ select EC_GOOGLE_CHROMEEC_SKUID
select FW_CONFIG
select FW_CONFIG_SOURCE_CHROMEEC_CBI
select GOOGLE_SMBIOS_MAINBOARD_VERSION
select HAVE_ACPI_RESUME
select HAVE_ACPI_TABLES
+ select HAVE_SPD_IN_CBFS
select INTEL_LPSS_UART_FOR_CONSOLE
select MAINBOARD_HAS_CHROMEOS
- select MAINBOARD_HAS_SPI_TPM_CR50 if !BOARD_GOOGLE_VOLTEER2_TI50
select MAINBOARD_HAS_I2C_TPM_CR50 if BOARD_GOOGLE_VOLTEER2_TI50
+ select MAINBOARD_HAS_SPI_TPM_CR50 if !BOARD_GOOGLE_VOLTEER2_TI50
select MAINBOARD_HAS_TPM2
select SOC_INTEL_COMMON_BLOCK_TCSS
select SOC_INTEL_CSE_LITE_SKU
select SOC_INTEL_TIGERLAKE
- select HAVE_SPD_IN_CBFS
if BOARD_GOOGLE_BASEBOARD_VOLTEER
@@ -41,13 +41,13 @@ config CHROMEOS
select CHROMEOS_CSE_BOARD_RESET_OVERRIDE
select CHROMEOS_DRAM_PART_NUMBER_IN_CBI
select EC_GOOGLE_CHROMEEC_SWITCHES
- select GBB_FLAG_FORCE_DEV_SWITCH_ON
- select GBB_FLAG_FORCE_DEV_BOOT_USB
select GBB_FLAG_FORCE_DEV_BOOT_ALTFW
+ select GBB_FLAG_FORCE_DEV_BOOT_USB
+ select GBB_FLAG_FORCE_DEV_SWITCH_ON
select GBB_FLAG_FORCE_MANUAL_RECOVERY
select HAS_RECOVERY_MRC_CACHE
- select VBOOT_LID_SWITCH
select VBOOT_EARLY_EC_SYNC
+ select VBOOT_LID_SWITCH
config CHROMEOS_WIFI_SAR
bool "Enable SAR options for Chrome OS build"