aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/samus/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/samus/romstage.c')
-rw-r--r--src/mainboard/google/samus/romstage.c13
1 files changed, 1 insertions, 12 deletions
diff --git a/src/mainboard/google/samus/romstage.c b/src/mainboard/google/samus/romstage.c
index 959428732f..c9e13e1dfb 100644
--- a/src/mainboard/google/samus/romstage.c
+++ b/src/mainboard/google/samus/romstage.c
@@ -22,8 +22,7 @@
#include <console/console.h>
#include <string.h>
#include <ec/google/chromeec/ec.h>
-#include <broadwell/cpu.h>
-//#include <broadwell/gpio.h>
+#include <broadwell/gpio.h>
#include <broadwell/pei_data.h>
#include <broadwell/pei_wrapper.h>
#include <broadwell/romstage.h>
@@ -51,16 +50,6 @@ void mainboard_romstage_entry(struct romstage_params *rp)
mainboard_fill_spd_data(&pei_data);
rp->pei_data = &pei_data;
- /*
- * http://crosbug.com/p/29117
- * Limit Broadwell SKU to 1333MHz and disable channel 1
- */
- if (cpu_family_model() == BROADWELL_FAMILY_ULT) {
- pei_data.max_ddr3_freq = 1333;
- pei_data.dimm_channel1_disabled = 3;
- memset(pei_data.spd_data[1][0], 0, SPD_LEN);
- }
-
romstage_common(rp);
/*