summaryrefslogtreecommitdiff
path: root/src/mainboard/google/rex
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/rex')
-rw-r--r--src/mainboard/google/rex/variants/ovis/gpio.c5
-rw-r--r--src/mainboard/google/rex/variants/ovis/overridetree.cb9
2 files changed, 13 insertions, 1 deletions
diff --git a/src/mainboard/google/rex/variants/ovis/gpio.c b/src/mainboard/google/rex/variants/ovis/gpio.c
index 26e77f5fa3..6c1794d4a7 100644
--- a/src/mainboard/google/rex/variants/ovis/gpio.c
+++ b/src/mainboard/google/rex/variants/ovis/gpio.c
@@ -400,13 +400,16 @@ static const struct pad_config early_gpio_table[] = {
/* GPP_H10 : [] ==> SOC_WP_OD */
PAD_CFG_GPI_GPIO_DRIVER_LOCK(GPP_H10, NONE, LOCK_CONFIG),
+
+ /* GPP_D02 : [] ==> SD_PERST_L */
+ PAD_CFG_GPO(GPP_D02, 0, DEEP),
};
static const struct pad_config romstage_gpio_table[] = {
/* A20 : [] ==> SSD_PERST_L */
PAD_CFG_GPO(GPP_A20, 0, DEEP),
/* GPP_D02 : [] ==> SD_PERST_L */
- PAD_CFG_GPO(GPP_D02, 1, DEEP),
+ PAD_CFG_GPO(GPP_D02, 0, DEEP),
};
const struct pad_config *variant_gpio_table(size_t *num)
diff --git a/src/mainboard/google/rex/variants/ovis/overridetree.cb b/src/mainboard/google/rex/variants/ovis/overridetree.cb
index 80a22de01c..259aaf5c2e 100644
--- a/src/mainboard/google/rex/variants/ovis/overridetree.cb
+++ b/src/mainboard/google/rex/variants/ovis/overridetree.cb
@@ -55,6 +55,15 @@ chip soc/intel/meteorlake
device generic 0 alias dptf_policy on end
end
end
+ device ref pcie_rp7 on
+ # Enable LAN1 Card PCIE 7 using clk 2
+ register "pcie_rp[PCH_RP(7)]" = "{
+ .clk_src = 2,
+ .clk_req = 2,
+ .flags = PCIE_RP_LTR | PCIE_RP_AER,
+ }"
+ end #PCIE7 LAN1 card
+
device ref pcie_rp11 on
# Enable SSD Card PCIE 11 using clk 7
register "pcie_rp[PCH_RP(11)]" = "{