aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/poppy/variants/nocturne/gpio.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/poppy/variants/nocturne/gpio.c')
-rw-r--r--src/mainboard/google/poppy/variants/nocturne/gpio.c176
1 files changed, 88 insertions, 88 deletions
diff --git a/src/mainboard/google/poppy/variants/nocturne/gpio.c b/src/mainboard/google/poppy/variants/nocturne/gpio.c
index d5888dd6f2..f5344584ba 100644
--- a/src/mainboard/google/poppy/variants/nocturne/gpio.c
+++ b/src/mainboard/google/poppy/variants/nocturne/gpio.c
@@ -8,60 +8,60 @@
/* Leave eSPI pins untouched from default settings */
static const struct pad_config gpio_table[] = {
/* A0 : RCIN# ==> NC(TP763) */
- PAD_CFG_NC(GPP_A0),
+ PAD_NC(GPP_A0, NONE),
/* A1 : ESPI_IO0_R */
/* A2 : ESPI_IO1_R */
/* A3 : ESPI_IO2_R */
/* A4 : ESPI_IO3_R */
/* A5 : ESPI_CS_L_R */
/* A6 : SERIRQ ==> NC(TP764) */
- PAD_CFG_NC(GPP_A6),
+ PAD_NC(GPP_A6, NONE),
/* A7 : PIRQA# ==> NC(TP703) */
- PAD_CFG_NC(GPP_A7),
+ PAD_NC(GPP_A7, NONE),
/* A8 : CLKRUN# ==> NC(TP758)) */
- PAD_CFG_NC(GPP_A8),
+ PAD_NC(GPP_A8, NONE),
/* A9 : ESPI_CLK_R */
- PAD_CFG_NF(GPP_A9, 20K_PD, DEEP, NF3),
+ PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF3),
/* A10 : CLKOUT_LPC1 ==> NC */
- PAD_CFG_NC(GPP_A10),
+ PAD_NC(GPP_A10, NONE),
/* A11 : PCH_FP_PWR_EN */
PAD_CFG_GPO(GPP_A11, 1, DEEP),
/* A12 : ISH_GP6 */
- PAD_CFG_NC(GPP_A12),
+ PAD_NC(GPP_A12, NONE),
/* A13 : SUSWARN# ==> SUSWARN_L */
PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1),
/* A14 : ESPI_RESET# */
/* A15 : SUSACK# ==> SUSACK_L */
PAD_CFG_NF(GPP_A15, NONE, DEEP, NF1),
/* A16 : SD_1P8_SEL ==> NC */
- PAD_CFG_NC(GPP_A16),
+ PAD_NC(GPP_A16, NONE),
/* A17 : SD_PWR_EN# ==> NC */
- PAD_CFG_NC(GPP_A17),
+ PAD_NC(GPP_A17, NONE),
/* A18 : ISH_GP0 ==> ISH_GP0 */
- PAD_CFG_NC(GPP_A18),
+ PAD_NC(GPP_A18, NONE),
/* A19 : SPKR_RST_L */
PAD_CFG_GPO(GPP_A19, 1, PLTRST),
/* A20 : ISH_GP2 ==> ISH_UART0_RXD */
- PAD_CFG_NC(GPP_A20),
+ PAD_NC(GPP_A20, NONE),
/* A21 : ISH_GP3 */
- PAD_CFG_NC(GPP_A21),
+ PAD_NC(GPP_A21, NONE),
/* A22 : ISH_GP4 */
- PAD_CFG_NC(GPP_A22),
+ PAD_NC(GPP_A22, NONE),
/* A23 : ISH_GP5 */
- PAD_CFG_NC(GPP_A23),
+ PAD_NC(GPP_A23, NONE),
/* B0 : CORE_VID0 */
PAD_CFG_NF(GPP_B0, NONE, DEEP, NF1),
/* B1 : CORE_VID1 */
PAD_CFG_NF(GPP_B1, NONE, DEEP, NF1),
/* B2 : VRALERT# ==> NC */
- PAD_CFG_NC(GPP_B2),
+ PAD_NC(GPP_B2, NONE),
/* B3 : CPU_GP2 ==> NC */
- PAD_CFG_NC(GPP_B3),
+ PAD_NC(GPP_B3, NONE),
/* B4 : CPU_GP3 ==> FCAM_PWR_EN */
PAD_CFG_GPO(GPP_B4, 0, DEEP),
/* B5 : SRCCLKREQ0# ==> NC */
- PAD_CFG_NC(GPP_B5),
+ PAD_NC(GPP_B5, NONE),
/* B6 : SRCCLKREQ1# ==> WLAN_PCIE_CLKREQ_L */
PAD_CFG_GPI_GPIO_DRIVER(GPP_B6, NONE, DEEP),
/* B7 : SRCCLKREQ2# ==> PCIE_NVME_CLKREQ_ODL */
@@ -69,17 +69,17 @@ static const struct pad_config gpio_table[] = {
/* B8 : SRCCLKREQ3# ==> WLAN_PE_RST */
PAD_CFG_GPO(GPP_B8, 0, RSMRST),
/* B9 : SRCCLKREQ4# ==> NC */
- PAD_CFG_NC(GPP_B9),
+ PAD_NC(GPP_B9, NONE),
/* B10 : SRCCLKREQ5# ==> NC */
- PAD_CFG_NC(GPP_B10),
+ PAD_NC(GPP_B10, NONE),
/* B11 : EXT_PWR_GATE# ==> NC */
- PAD_CFG_NC(GPP_B11),
+ PAD_NC(GPP_B11, NONE),
/* B12 : SLP_S0# ==> SLP_S0_L_G */
PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),
/* B13 : PLTRST# ==> PLT_RST_L */
PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),
/* B14 : SPKR ==> NC */
- PAD_CFG_NC(GPP_B14),
+ PAD_NC(GPP_B14, NONE),
/* B15 : GSPI0_CS# ==> H1_SLAVE_SPI_CS_L */
PAD_CFG_NF(GPP_B15, NONE, DEEP, NF1),
/* B16 : GSPI0_CLK ==> H1_SLAVE_SPI_CLK */
@@ -87,7 +87,7 @@ static const struct pad_config gpio_table[] = {
/* B17 : GSPI0_MISO ==> H1_SLAVE_SPI_MISO */
PAD_CFG_NF(GPP_B17, NONE, DEEP, NF1),
/* B18 : GSPI0_MOSI ==> H1_SLAVE_SPI_MOSI */
- PAD_CFG_NF(GPP_B18, 20K_PD, DEEP, NF1),
+ PAD_CFG_NF(GPP_B18, DN_20K, DEEP, NF1),
/* B19 : GSPI1_CS# ==> PCH_FPMCU_SPI_CS_L_R */
PAD_CFG_NF(GPP_B19, NONE, DEEP, NF1),
/* B20 : GSPI1_CLK ==> PCH_FPMCU_SPI_CLK_R */
@@ -97,32 +97,32 @@ static const struct pad_config gpio_table[] = {
/* B22 : GSPI1_MOSI ==> PCH_FPMCU_SPI_MOSI_R */
PAD_CFG_NF(GPP_B22, NONE, DEEP, NF1),
/* B23 : SM1ALERT# ==> PCHHOT# */
- PAD_CFG_NF(GPP_B23, 20K_PD, DEEP, NF2),
+ PAD_CFG_NF(GPP_B23, DN_20K, DEEP, NF2),
/* C0 : SMBCLK ==> NC */
- PAD_CFG_NC(GPP_C0),
+ PAD_NC(GPP_C0, NONE),
/* C1 : SMBDATA ==> NC */
- PAD_CFG_NC(GPP_C1),
+ PAD_NC(GPP_C1, NONE),
/* C2 : SMBALERT# ==> NC */
- PAD_CFG_NC(GPP_C2),
+ PAD_NC(GPP_C2, NONE),
/* C3 : SML0CLK ==> NC */
- PAD_CFG_NC(GPP_C3),
+ PAD_NC(GPP_C3, NONE),
/* C4 : SML0DATA ==> NC */
- PAD_CFG_NC(GPP_C4),
+ PAD_NC(GPP_C4, NONE),
/* C5 : SML0ALERT# */
- PAD_CFG_NF(GPP_C5, 20K_PD, DEEP, NF1),
+ PAD_CFG_NF(GPP_C5, DN_20K, DEEP, NF1),
/* C6 : SM1CLK ==> EC_IN_RW_OD */
PAD_CFG_GPI_GPIO_DRIVER(GPP_C6, NONE, DEEP),
/* C7 : SM1DATA ==> NC */
- PAD_CFG_NC(GPP_C7),
+ PAD_NC(GPP_C7, NONE),
/* C8 : UART0_RXD ==> PCH_FPMCU_BOOT0 */
PAD_CFG_GPO(GPP_C8, 0, DEEP),
/* C9 : UART0_TXD ==> FPMCU_INT */
- PAD_CFG_GPI_ACPI_SCI(GPP_C9, NONE, DEEP, INVERT),
+ PAD_CFG_GPI_SCI(GPP_C9, NONE, DEEP, EDGE_SINGLE, INVERT),
/* C10 : UART0_RTS# ==> PCH_FPMCU_RST_ODL */
PAD_CFG_GPO(GPP_C10, 1, DEEP),
/* C11 : UART0_CTS# ==> FPMCU_INT */
- PAD_CFG_GPI_APIC(GPP_C11, 20K_PU, PLTRST),
+ PAD_CFG_GPI_APIC_HIGH(GPP_C11, UP_20K, PLTRST),
/* C12 : UART1_RXD ==> PCH_MEM_CONFIG[0] */
PAD_CFG_GPI_GPIO_DRIVER(GPP_C12, NONE, DEEP),
/* C13 : UART1_TXD ==> PCH_MEM_CONFIG[1] */
@@ -146,34 +146,34 @@ static const struct pad_config gpio_table[] = {
/* C22 : UART2_RTS# ==> EN_PP3300_DX_TOUCHSCREEN */
PAD_CFG_GPO(GPP_C22, 0, DEEP),
/* C23 : UART2_CTS# ==> PCH_WP_OD */
- PAD_CFG_GPI_GPIO_DRIVER(GPP_C23, 20K_PU, DEEP),
+ PAD_CFG_GPI_GPIO_DRIVER(GPP_C23, UP_20K, DEEP),
/* D0 : SPI1_CS# ==> NC */
- PAD_CFG_NC(GPP_D0),
+ PAD_NC(GPP_D0, NONE),
/* D1 : SPI1_CLK ==> NC */
- PAD_CFG_NC(GPP_D1),
+ PAD_NC(GPP_D1, NONE),
/* D2 : SPI1_MISO ==> NC */
- PAD_CFG_NC(GPP_D2),
+ PAD_NC(GPP_D2, NONE),
/* D3 : SPI1_MOSI ==> NC */
- PAD_CFG_NC(GPP_D3),
+ PAD_NC(GPP_D3, NONE),
/* D4 : FASHTRIG ==> NC */
- PAD_CFG_NC(GPP_D4),
+ PAD_NC(GPP_D4, NONE),
/* D5 : ISH_I2C0_SDA ==> NC */
- PAD_CFG_NC(GPP_D5),
+ PAD_NC(GPP_D5, NONE),
/* D6 : ISH_I2C0_SCL ==> NC */
- PAD_CFG_NC(GPP_D6),
+ PAD_NC(GPP_D6, NONE),
/* D7 : ISH_I2C1_SDA ==> RCAM_PWR_EN */
PAD_CFG_GPO(GPP_D7, 0, DEEP),
/* D8 : ISH_I2C1_SCL ==> NC */
- PAD_CFG_NC(GPP_D8),
+ PAD_NC(GPP_D8, NONE),
/* D9 : ISH_SPI_CS# ==> PCH_SR1_INT_L */
- PAD_CFG_GPI_APIC(GPP_D9, NONE, PLTRST),
+ PAD_CFG_GPI_APIC_HIGH(GPP_D9, NONE, PLTRST),
/* D10 : ISH_SPI_CLK ==> PCH_SR0_INT_L */
- PAD_CFG_GPI_APIC(GPP_D10, NONE, PLTRST),
+ PAD_CFG_GPI_APIC_HIGH(GPP_D10, NONE, PLTRST),
/* D11 : ISH_SPI_MISO ==> NC */
- PAD_CFG_NC(GPP_D11),
+ PAD_NC(GPP_D11, NONE),
/* D12 : ISH_SPI_MOSI ==> NC */
- PAD_CFG_NC(GPP_D12),
+ PAD_NC(GPP_D12, NONE),
/* D13 : ISH_UART0_RXD ==> PCH_FCAM_CLK_EN */
PAD_CFG_GPO(GPP_D13, 0, DEEP),
/* D14 : ISH_UART0_TXD ==> PCH_RCAM_CLK_EN */
@@ -183,46 +183,46 @@ static const struct pad_config gpio_table[] = {
/* D16 : ISH_UART0_CTS# ==> RCAM_RST_L */
PAD_CFG_GPO(GPP_D16, 0, DEEP),
/* D17 : DMIC_CLK1 ==> EC_PCH_ARCORE_INT_L */
- PAD_CFG_GPI_APIC(GPP_D17, NONE, PLTRST),
+ PAD_CFG_GPI_APIC_HIGH(GPP_D17, NONE, PLTRST),
/* D18 : DMIC_DATA1 ==> TP131 */
- PAD_CFG_NC(GPP_D18),
+ PAD_NC(GPP_D18, NONE),
/* D19 : DMIC_CLK0 ==> PCH_DMIC_CLK_OUT */
PAD_CFG_NF(GPP_D19, NONE, DEEP, NF1),
/* D20 : DMIC_DATA0 ==> PCH_DMIC_DATA_IN */
PAD_CFG_NF(GPP_D20, NONE, DEEP, NF1),
/* D21 : SPI1_IO2 ==> NC */
- PAD_CFG_NC(GPP_D21),
+ PAD_NC(GPP_D21, NONE),
/* D22 : SPI1_IO3 ==> NC */
- PAD_CFG_NC(GPP_D22),
+ PAD_NC(GPP_D22, NONE),
/* D23 : I2S_MCLK ==> NC */
- PAD_CFG_NC(GPP_D23),
+ PAD_NC(GPP_D23, NONE),
/* E0 : SATAXPCI0 ==> H1_PCH_INT_ODL */
- PAD_CFG_GPI_APIC_INVERT(GPP_E0, NONE, PLTRST),
+ PAD_CFG_GPI_APIC_LOW(GPP_E0, NONE, PLTRST),
/* E1 : SATAXPCIE1 ==> WLAN_WAKE_L */
- PAD_CFG_GPI_ACPI_SCI(GPP_E1, NONE, DEEP, INVERT),
+ PAD_CFG_GPI_SCI(GPP_E1, NONE, DEEP, EDGE_SINGLE, INVERT),
/* E2 : SATAXPCIE2 ==> BT_DISABLE_L */
PAD_CFG_GPO(GPP_E2, 1, DEEP),
/* E3 : CPU_GP0 ==> NC */
- PAD_CFG_NC(GPP_E3),
+ PAD_NC(GPP_E3, NONE),
/* E3 : DEVSLP0 ==> NC */
- PAD_CFG_NC(GPP_E4),
+ PAD_NC(GPP_E4, NONE),
/* E5 : SATA_DEVSLP1 ==> NC */
- PAD_CFG_NC(GPP_E5),
+ PAD_NC(GPP_E5, NONE),
/* E6 : SATA_DEVSLP2 ==> NC */
- PAD_CFG_NC(GPP_E6),
+ PAD_NC(GPP_E6, NONE),
/* E7 : CPU_GP1 ==> TOUCHSCREEN_INT_L */
- PAD_CFG_GPI_APIC(GPP_E7, NONE, PLTRST),
+ PAD_CFG_GPI_APIC_HIGH(GPP_E7, NONE, PLTRST),
/* E8 : SATALED# ==> NC */
- PAD_CFG_NC(GPP_E8),
+ PAD_NC(GPP_E8, NONE),
/* E9 : USB2_OCO# ==> USB_C0_OC_ODL */
PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
/* E10 : USB2_OC1# ==> USB_C1_OC_ODL */
PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),
/* E11 : USB2_OC2# ==> TOUCHSCREEN_RESET_L */
- PAD_CFG_TERM_GPO(GPP_E11, 0, 20K_PD, DEEP),
+ PAD_CFG_TERM_GPO(GPP_E11, 0, DN_20K, DEEP),
/* E12 : USB2_OC3# ==> NC */
- PAD_CFG_NC(GPP_E12),
+ PAD_NC(GPP_E12, NONE),
/* E13 : DDPB_HPD0 ==> USB_C1_DP_HPD */
PAD_CFG_NF(GPP_E13, NONE, DEEP, NF1),
/* E14 : DDPC_HPD1 ==> USB_C0_DP_HPD */
@@ -230,21 +230,21 @@ static const struct pad_config gpio_table[] = {
/* E15 : DDPD_HPD2 ==> EN_PP3300_DX_WLAN */
PAD_CFG_GPO(GPP_E15, 1, DEEP),
/* E16 : DDPE_HPD3 ==> NC */
- PAD_CFG_NC(GPP_E16),
+ PAD_NC(GPP_E16, NONE),
/* E17 : EDP_HPD ==> EDP_HPD_3V3 */
PAD_CFG_NF(GPP_E17, NONE, DEEP, NF1),
/* E18 : DDPB_CTRLCLK ==> NC */
- PAD_CFG_NC(GPP_E18),
+ PAD_NC(GPP_E18, NONE),
/* E19 : DDPB_CTRLDATA ==> DDPB_CTRLDATA */
- PAD_CFG_NF(GPP_E19, 20K_PD, DEEP, NF1),
+ PAD_CFG_NF(GPP_E19, DN_20K, DEEP, NF1),
/* E20 : DDPC_CTRLCLK ==> NC */
- PAD_CFG_NC(GPP_E20),
+ PAD_NC(GPP_E20, NONE),
/* E21 : DDPC_CTRLDATA ==> DDPC_CTRLDATA */
- PAD_CFG_NF(GPP_E21, 20K_PD, DEEP, NF1),
+ PAD_CFG_NF(GPP_E21, DN_20K, DEEP, NF1),
/* E22 : DDPD_CTRLCLK ==> NC */
- PAD_CFG_NC(GPP_E22),
+ PAD_NC(GPP_E22, NONE),
/* E23 : DDPD_CTRLDATA ==> NC */
- PAD_CFG_NC(GPP_E23),
+ PAD_NC(GPP_E23, NONE),
/* F0 : I2S2_SCLK ==> BOOT_BEEP_CLK */
PAD_CFG_GPI_GPIO_DRIVER(GPP_F0, NONE, DEEP),
@@ -253,11 +253,11 @@ static const struct pad_config gpio_table[] = {
/* F2 : I2S2_TXD ==> BOOT_BEEP_SFRM */
PAD_CFG_GPI_GPIO_DRIVER(GPP_F2, NONE, DEEP),
/* F3 : I2S2_RXD ==> NC */
- PAD_CFG_NC(GPP_F3),
+ PAD_NC(GPP_F3, NONE),
/* F4 : I2C2_SDA ==> NC */
- PAD_CFG_NC(GPP_F4),
+ PAD_NC(GPP_F4, NONE),
/* F5 : I2C2_SCL ==> NC */
- PAD_CFG_NC(GPP_F5),
+ PAD_NC(GPP_F5, NONE),
/* F6 : I2C3_SDA ==> PCH_I2C3_FCAM_1V8_SDA */
PAD_CFG_NF_1V8(GPP_F6, NONE, DEEP, NF1),
/* F7 : I2C3_SCL ==> PCH_I2C3_FCAM_1V8_SCL */
@@ -293,24 +293,24 @@ static const struct pad_config gpio_table[] = {
/* F22 : EMMC_CLK */
PAD_CFG_NF(GPP_F22, NONE, DEEP, NF1),
/* F23 : RSVD ==> NC */
- PAD_CFG_NC(GPP_F23),
+ PAD_NC(GPP_F23, NONE),
/* G0 : SD_CMD */
- PAD_CFG_NC(GPP_G0),
+ PAD_NC(GPP_G0, NONE),
/* G1 : SD_DATA0 */
- PAD_CFG_NC(GPP_G1),
+ PAD_NC(GPP_G1, NONE),
/* G2 : SD_DATA1 */
- PAD_CFG_NC(GPP_G2),
+ PAD_NC(GPP_G2, NONE),
/* G3 : SD_DATA2 */
- PAD_CFG_NC(GPP_G3),
+ PAD_NC(GPP_G3, NONE),
/* G4 : SD_DATA3 */
- PAD_CFG_NC(GPP_G4),
+ PAD_NC(GPP_G4, NONE),
/* G5 : SD_CD# */
- PAD_CFG_NC(GPP_G5),
+ PAD_NC(GPP_G5, NONE),
/* G6 : SD_CLK */
- PAD_CFG_NC(GPP_G6),
+ PAD_NC(GPP_G6, NONE),
/* G7 : SD_WP */
- PAD_CFG_NC(GPP_G7),
+ PAD_NC(GPP_G7, NONE),
/* GPD0: BATLOW# ==> PCH_BATLOW_L */
PAD_CFG_NF(GPD0, NONE, DEEP, NF1),
@@ -319,23 +319,23 @@ static const struct pad_config gpio_table[] = {
/* GPD2: LAN_WAKE# ==> EC_PCH_WAKE_R_L */
PAD_CFG_NF(GPD2, NONE, DEEP, NF1),
/* GPD3: PWRBTN# ==> PCH_PWR_BTN_L */
- PAD_CFG_NF(GPD3, 20K_PU, DEEP, NF1),
+ PAD_CFG_NF(GPD3, UP_20K, DEEP, NF1),
/* GPD4: SLP_S3# ==> SLP_S3_L */
PAD_CFG_NF(GPD4, NONE, DEEP, NF1),
/* GPD5: SLP_S4# ==> SLP_S4_L */
PAD_CFG_NF(GPD5, NONE, DEEP, NF1),
/* GPD6: SLP_A# ==> NC */
- PAD_CFG_NC(GPD6),
+ PAD_NC(GPD6, NONE),
/* GPD7: RSVD ==> NC */
- PAD_CFG_NC(GPD7),
+ PAD_NC(GPD7, NONE),
/* GPD8: SUSCLK ==> PCH_SUSCLK */
PAD_CFG_NF(GPD8, NONE, DEEP, NF1),
/* GPD9: SLP_WLAN# ==> NC */
- PAD_CFG_NC(GPD9),
+ PAD_NC(GPD9, NONE),
/* GPD10: SLP_S5# ==> NC */
- PAD_CFG_NC(GPD10),
+ PAD_NC(GPD10, NONE),
/* GPD11: LANPHYC ==> NC */
- PAD_CFG_NC(GPD11),
+ PAD_NC(GPD11, NONE),
};
/* Early pad configuration in bootblock */
@@ -350,7 +350,7 @@ static const struct pad_config early_gpio_table[] = {
/* B17 : GSPI0_MISO ==> H1_SLAVE_SPI_MISO */
PAD_CFG_NF(GPP_B17, NONE, DEEP, NF1),
/* B18 : GSPI0_MOSI ==> H1_SLAVE_SPI_MOSI */
- PAD_CFG_NF(GPP_B18, 20K_PD, DEEP, NF1),
+ PAD_CFG_NF(GPP_B18, DN_20K, DEEP, NF1),
/* Ensure UART pins are in native mode for H1. */
/* C20 : UART2_RXD ==> PCHRX_SERVOTX_UART */
@@ -359,10 +359,10 @@ static const struct pad_config early_gpio_table[] = {
PAD_CFG_NF(GPP_C21, NONE, DEEP, NF1),
/* C23 : UART2_CTS# ==> PCH_WP */
- PAD_CFG_GPI_GPIO_DRIVER(GPP_C23, 20K_PU, DEEP),
+ PAD_CFG_GPI_GPIO_DRIVER(GPP_C23, UP_20K, DEEP),
/* E0 : SATAXPCI0 ==> H1_PCH_INT_ODL */
- PAD_CFG_GPI_APIC_INVERT(GPP_E0, NONE, PLTRST),
+ PAD_CFG_GPI_APIC_LOW(GPP_E0, NONE, PLTRST),
};
const struct pad_config *variant_gpio_table(size_t *num)
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 02:23:16 +0000