aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/mistral/verstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/mistral/verstage.c')
-rw-r--r--src/mainboard/google/mistral/verstage.c31
1 files changed, 31 insertions, 0 deletions
diff --git a/src/mainboard/google/mistral/verstage.c b/src/mainboard/google/mistral/verstage.c
new file mode 100644
index 0000000000..a34e4fa361
--- /dev/null
+++ b/src/mainboard/google/mistral/verstage.c
@@ -0,0 +1,31 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2016 Google Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ */
+
+#include <console/console.h>
+#include <security/vboot/vboot_common.h>
+#include <soc/clock.h>
+#include <spi-generic.h>
+
+void verstage_mainboard_init(void)
+{
+ struct spi_slave spi;
+
+ printk(BIOS_ERR, "Trying to initialize TPM SPI bus\n");
+ if (spi_setup_slave(CONFIG_DRIVER_TPM_SPI_BUS,
+ CONFIG_DRIVER_TPM_SPI_CHIP, &spi)) {
+ printk(BIOS_ERR, "Failed to setup TPM SPI slave\n");
+ }
+}