aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb')
-rw-r--r--src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb b/src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb
index b3b93f55ca..bcad954885 100644
--- a/src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/dragonegg/variants/baseboard/devicetree.cb
@@ -148,6 +148,7 @@ chip soc/intel/icelake
#| | required to set up a BAR |
#| | for TPM communication |
#| | before memory is up |
+ #| pch_thermal_trip | PCH Trip Temperature |
#+-------------------+---------------------------+
register "common_soc_config" = "{
@@ -165,6 +166,7 @@ chip soc/intel/icelake
.sda_hold = 36,
}
},
+ .pch_thermal_trip = 77,
}"
# GPIO PM programming
@@ -181,7 +183,7 @@ chip soc/intel/icelake
device pci 00.0 on end # Host Bridge
device pci 02.0 on end # Integrated Graphics Device
device pci 04.0 off end # SA Thermal device
- device pci 12.0 off end # Thermal Subsystem
+ device pci 12.0 on end # Thermal Subsystem
device pci 12.5 off end # UFS SCS
device pci 12.6 off end # GSPI #2
device pci 14.0 on