aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/dedede')
-rw-r--r--src/mainboard/google/dedede/dsdt.asl1
-rw-r--r--src/mainboard/google/dedede/romstage.c1
-rw-r--r--src/mainboard/google/dedede/variants/baseboard/gpio.c3
3 files changed, 0 insertions, 5 deletions
diff --git a/src/mainboard/google/dedede/dsdt.asl b/src/mainboard/google/dedede/dsdt.asl
index 933ca1a503..6365e5e145 100644
--- a/src/mainboard/google/dedede/dsdt.asl
+++ b/src/mainboard/google/dedede/dsdt.asl
@@ -37,7 +37,6 @@ DefinitionBlock(
#include <variant/acpi/camera.asl>
#endif
-
/* Include Low power idle table for a short term workaround to enable
S0ix. Once cr50 pulse width is fixed, this can be removed. */
#include <soc/intel/common/acpi/lpit.asl>
diff --git a/src/mainboard/google/dedede/romstage.c b/src/mainboard/google/dedede/romstage.c
index db6f7db4f0..8028db0e6a 100644
--- a/src/mainboard/google/dedede/romstage.c
+++ b/src/mainboard/google/dedede/romstage.c
@@ -32,7 +32,6 @@ bool mainboard_get_dram_part_num(const char **part_num, size_t *len)
return false;
}
-
*part_num = &part_num_store[0];
*len = strlen(part_num_store);
return true;
diff --git a/src/mainboard/google/dedede/variants/baseboard/gpio.c b/src/mainboard/google/dedede/variants/baseboard/gpio.c
index d6a2d61aca..1d8d21d788 100644
--- a/src/mainboard/google/dedede/variants/baseboard/gpio.c
+++ b/src/mainboard/google/dedede/variants/baseboard/gpio.c
@@ -238,7 +238,6 @@ static const struct pad_config gpio_table[] = {
/* E23 : CNV_RGI_RSP */
PAD_CFG_NF(GPP_E23, NONE, DEEP, NF1),
-
/* F4 : CNV_RF_RST_L */
PAD_CFG_NF(GPP_F4, NONE, DEEP, NF1),
/* F7 : EMMC_CMD */
@@ -341,7 +340,6 @@ static const struct pad_config gpio_table[] = {
/* R7 : I2S_SPK_AUDIO */
PAD_CFG_NF(GPP_R7, NONE, DEEP, NF1),
-
/* S0 : RAM_STRAP_4 */
PAD_CFG_GPI(GPP_S0, NONE, DEEP),
/* S1 : RSVD_STRAP */
@@ -359,7 +357,6 @@ static const struct pad_config gpio_table[] = {
/* S7 : DMIC0_DATA */
PAD_CFG_NF(GPP_S7, NONE, DEEP, NF2),
-
/* GPD0 : AP_BATLOW_L */
PAD_CFG_NF(GPD0, NONE, DEEP, NF1),
/* GPD1 : GPP_GPD1/ACPRESENT */