summaryrefslogtreecommitdiff
path: root/src/mainboard/google/cherry/mainboard.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/cherry/mainboard.c')
-rw-r--r--src/mainboard/google/cherry/mainboard.c18
1 files changed, 18 insertions, 0 deletions
diff --git a/src/mainboard/google/cherry/mainboard.c b/src/mainboard/google/cherry/mainboard.c
index 5015531d9a..2607a2dfb4 100644
--- a/src/mainboard/google/cherry/mainboard.c
+++ b/src/mainboard/google/cherry/mainboard.c
@@ -1,5 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
+#include <bl31.h>
#include <bootmode.h>
#include <console/console.h>
#include <delay.h>
@@ -12,6 +13,10 @@
#include <soc/regulator.h>
#include <soc/usb.h>
+#include "gpio.h"
+
+#include <arm-trusted-firmware/include/export/plat/mediatek/common/plat_params_exp.h>
+
DEFINE_BITFIELD(MSDC0_DRV, 29, 0)
DEFINE_BITFIELD(MSDC1_DRV, 17, 0)
DEFINE_BITFIELD(MSDC1_GPIO_MODE0_0, 26, 24)
@@ -31,6 +36,17 @@ enum {
MSDC1_GPIO_MODE1_BASE = 0x100053e0,
};
+static void register_reset_to_bl31(void)
+{
+ static struct bl_aux_param_gpio param_reset = {
+ .h = { .type = BL_AUX_PARAM_MTK_RESET_GPIO },
+ .gpio = { .polarity = ARM_TF_GPIO_LEVEL_HIGH },
+ };
+
+ param_reset.gpio.index = GPIO_RESET.id;
+ register_bl31_aux_param(&param_reset.h);
+}
+
static void configure_emmc(void)
{
void *gpio_base = (void *)IOCFG_TL_BASE;
@@ -107,6 +123,8 @@ static void mainboard_init(struct device *dev)
configure_emmc();
configure_sdcard();
setup_usb_host();
+
+ register_reset_to_bl31();
}
static void mainboard_enable(struct device *dev)