aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/gigabyte/ma785gmt/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/gigabyte/ma785gmt/romstage.c')
-rw-r--r--src/mainboard/gigabyte/ma785gmt/romstage.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/gigabyte/ma785gmt/romstage.c b/src/mainboard/gigabyte/ma785gmt/romstage.c
index 68f3dcc3b1..f118c3c5c4 100644
--- a/src/mainboard/gigabyte/ma785gmt/romstage.c
+++ b/src/mainboard/gigabyte/ma785gmt/romstage.c
@@ -143,7 +143,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
*/
wait_all_core0_started();
-#if CONFIG_LOGICAL_CPUS==1
+#if CONFIG_LOGICAL_CPUS
/* Core0 on each node is configured. Now setup any additional cores. */
printk(BIOS_DEBUG, "start_other_cores()\n");
start_other_cores();