aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/foxconn/g41s-k/variants/g41m/acpi/ich7_pci_irqs.asl
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/foxconn/g41s-k/variants/g41m/acpi/ich7_pci_irqs.asl')
-rw-r--r--src/mainboard/foxconn/g41s-k/variants/g41m/acpi/ich7_pci_irqs.asl46
1 files changed, 46 insertions, 0 deletions
diff --git a/src/mainboard/foxconn/g41s-k/variants/g41m/acpi/ich7_pci_irqs.asl b/src/mainboard/foxconn/g41s-k/variants/g41m/acpi/ich7_pci_irqs.asl
new file mode 100644
index 0000000000..f1f3462d49
--- /dev/null
+++ b/src/mainboard/foxconn/g41s-k/variants/g41m/acpi/ich7_pci_irqs.asl
@@ -0,0 +1,46 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2017 Arthur Heymans <arthur@aheymans.xyz>
+ * Copyright (C) 2017 Samuel Holland <samuel@sholland.org>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of the License.
+m *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/*
+ * This is board specific information:
+ * IRQ routing for the 0:1e.0 PCI bridge of the ICH7
+ */
+
+If (PICM) {
+ Return (Package() {
+ Package() { 0x0001ffff, 0, 0, 0x12},
+ Package() { 0x0001ffff, 1, 0, 0x13},
+ Package() { 0x0001ffff, 2, 0, 0x10},
+ Package() { 0x0001ffff, 3, 0, 0x11},
+
+ Package() { 0x0002ffff, 0, 0, 0x11},
+ Package() { 0x0002ffff, 1, 0, 0x12},
+ Package() { 0x0002ffff, 2, 0, 0x13},
+ Package() { 0x0002ffff, 3, 0, 0x10},
+ })
+} Else {
+ Return (Package() {
+ Package() { 0x0001ffff, 0, \_SB.PCI0.LPCB.LNKB, 0},
+ Package() { 0x0001ffff, 1, \_SB.PCI0.LPCB.LNKC, 0},
+ Package() { 0x0001ffff, 2, \_SB.PCI0.LPCB.LNKD, 0},
+ Package() { 0x0001ffff, 3, \_SB.PCI0.LPCB.LNKA, 0},
+
+ Package() { 0x0002ffff, 0, \_SB.PCI0.LPCB.LNKC, 0},
+ Package() { 0x0002ffff, 1, \_SB.PCI0.LPCB.LNKD, 0},
+ Package() { 0x0002ffff, 2, \_SB.PCI0.LPCB.LNKA, 0},
+ Package() { 0x0002ffff, 3, \_SB.PCI0.LPCB.LNKB, 0},
+ })
+}