aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/g41c-gs/variants
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asrock/g41c-gs/variants')
-rw-r--r--src/mainboard/asrock/g41c-gs/variants/g41c-gs-r2/devicetree.cb2
-rw-r--r--src/mainboard/asrock/g41c-gs/variants/g41c-gs/devicetree.cb2
-rw-r--r--src/mainboard/asrock/g41c-gs/variants/g41m-gs/devicetree.cb2
-rw-r--r--src/mainboard/asrock/g41c-gs/variants/g41m-s3/devicetree.cb2
-rw-r--r--src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb2
5 files changed, 10 insertions, 0 deletions
diff --git a/src/mainboard/asrock/g41c-gs/variants/g41c-gs-r2/devicetree.cb b/src/mainboard/asrock/g41c-gs/variants/g41c-gs-r2/devicetree.cb
index acb8ac6702..b68aaa9fa7 100644
--- a/src/mainboard/asrock/g41c-gs/variants/g41c-gs-r2/devicetree.cb
+++ b/src/mainboard/asrock/g41c-gs/variants/g41c-gs-r2/devicetree.cb
@@ -54,6 +54,8 @@ chip northbridge/intel/x4x # Northbridge
register "sata_ports_implemented" = "0x3"
register "gpe0_en" = "0x440"
+ register "gen1_dec" = "0x000c0291" # Superio HWM
+
device pci 1b.0 on # Audio
subsystemid 0x1849 0x3662
end
diff --git a/src/mainboard/asrock/g41c-gs/variants/g41c-gs/devicetree.cb b/src/mainboard/asrock/g41c-gs/variants/g41c-gs/devicetree.cb
index 805f2dac93..160d025ca7 100644
--- a/src/mainboard/asrock/g41c-gs/variants/g41c-gs/devicetree.cb
+++ b/src/mainboard/asrock/g41c-gs/variants/g41c-gs/devicetree.cb
@@ -48,6 +48,8 @@ chip northbridge/intel/x4x # Northbridge
register "ide_enable_primary" = "0x1"
register "gpe0_en" = "0x440"
+ register "gen1_dec" = "0x000c0291" # Superio HWM
+
device pci 1b.0 on # Audio
subsystemid 0x1849 0x3662
end
diff --git a/src/mainboard/asrock/g41c-gs/variants/g41m-gs/devicetree.cb b/src/mainboard/asrock/g41c-gs/variants/g41m-gs/devicetree.cb
index f4d1dc4291..0a8f27546d 100644
--- a/src/mainboard/asrock/g41c-gs/variants/g41m-gs/devicetree.cb
+++ b/src/mainboard/asrock/g41c-gs/variants/g41m-gs/devicetree.cb
@@ -49,6 +49,8 @@ chip northbridge/intel/x4x # Northbridge
register "sata_ports_implemented" = "0x3"
register "gpe0_en" = "0x440"
+ register "gen1_dec" = "0x000c0291" # Superio HWM
+
device pci 1b.0 on # Audio
subsystemid 0x1849 0x3662
end
diff --git a/src/mainboard/asrock/g41c-gs/variants/g41m-s3/devicetree.cb b/src/mainboard/asrock/g41c-gs/variants/g41m-s3/devicetree.cb
index 2fd6e4f649..8119ced94c 100644
--- a/src/mainboard/asrock/g41c-gs/variants/g41m-s3/devicetree.cb
+++ b/src/mainboard/asrock/g41c-gs/variants/g41m-s3/devicetree.cb
@@ -47,6 +47,8 @@ chip northbridge/intel/x4x # Northbridge
register "sata_ports_implemented" = "0x3"
register "gpe0_en" = "0x440"
+ register "gen1_dec" = "0x000c0291" # Superio HWM
+
device pci 1b.0 on # Audio
subsystemid 0x1849 0x3662
end
diff --git a/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb b/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
index 5479faf3e9..e5e3cf9b90 100644
--- a/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
+++ b/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
@@ -48,6 +48,8 @@ chip northbridge/intel/x4x # Northbridge
register "ide_enable_primary" = "0x1"
register "gpe0_en" = "0x440"
+ register "gen1_dec" = "0x000c0291" # Superio HWM
+
device pci 1b.0 on # Audio
subsystemid 0x1849 0x3662
end