aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl')
-rw-r--r--src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl39
1 files changed, 39 insertions, 0 deletions
diff --git a/src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl b/src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl
index bb8745ee97..09d961d2b4 100644
--- a/src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl
+++ b/src/mainboard/asrock/g41c-gs/acpi/ich7_pci_irqs.asl
@@ -18,6 +18,44 @@
* IRQ routing for the 0:1e.0 PCI bridge of the ICH7
*/
+#if IS_ENABLED(CONFIG_BOARD_ASROCK_G41M_VS3_R2_0)
+If (PICM) {
+ Return (Package() {
+ /* PCI1 SLOT 1 */
+ Package() { 0x0000ffff, 0, 0, 0x11},
+ Package() { 0x0000ffff, 1, 0, 0x12},
+ Package() { 0x0000ffff, 2, 0, 0x13},
+ Package() { 0x0000ffff, 3, 0, 0x10},
+
+ /* PCI1 SLOT 2 */
+ Package() { 0x0002ffff, 0, 0, 0x17},
+ Package() { 0x0002ffff, 1, 0, 0x14},
+ Package() { 0x0002ffff, 2, 0, 0x15},
+ Package() { 0x0002ffff, 3, 0, 0x16},
+
+ /* device not in lspci but in vendor DSDT */
+ /* Package() { 0x0008ffff, 0, 0, 0x14}, */
+ })
+} Else {
+ Return (Package() {
+ Package() { 0x0001ffff, 0, \_SB.PCI0.LPCB.LNKB, 0},
+ Package() { 0x0001ffff, 1, \_SB.PCI0.LPCB.LNKC, 0},
+ Package() { 0x0001ffff, 2, \_SB.PCI0.LPCB.LNKD, 0},
+ Package() { 0x0001ffff, 3, \_SB.PCI0.LPCB.LNKA, 0},
+
+ Package() { 0x0002ffff, 0, \_SB.PCI0.LPCB.LNKH, 0},
+ Package() { 0x0002ffff, 1, \_SB.PCI0.LPCB.LNKE, 0},
+ Package() { 0x0002ffff, 2, \_SB.PCI0.LPCB.LNKF, 0},
+ Package() { 0x0002ffff, 3, \_SB.PCI0.LPCB.LNKG, 0},
+
+ /* device not in lspci but in vendor DSDT */
+ /* Package() { 0x0008ffff, 0, \_SB.PCI0.LPCB.LNKE, 0}, */
+ })
+}
+#else
+/* IS_ENABLED(CONFIG_BOARD_ASROCK_G41C_GS_R2_0) \
+ || IS_ENABLED(CONFIG_BOARD_ASROCK_G41C_GS) \
+ || IS_ENABLED(CONFIG_BOARD_ASROCK_G41M_GS) */
If (PICM) {
Return (Package() {
/* PCI1 SLOT 1 */
@@ -51,3 +89,4 @@ If (PICM) {
/* Package() { 0x0008ffff, 0, \_SB.PCI0.LPCB.LNKE, 0}, */
})
}
+#endif