summaryrefslogtreecommitdiff
path: root/src/mainboard/amd
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/amd')
-rw-r--r--src/mainboard/amd/mahogany_fam10/spd_addr.h2
-rw-r--r--src/mainboard/amd/norwich/romstage.c2
-rw-r--r--src/mainboard/amd/tilapia_fam10/spd_addr.h2
3 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/amd/mahogany_fam10/spd_addr.h b/src/mainboard/amd/mahogany_fam10/spd_addr.h
index c87a5995b8..489fa3330a 100644
--- a/src/mainboard/amd/mahogany_fam10/spd_addr.h
+++ b/src/mainboard/amd/mahogany_fam10/spd_addr.h
@@ -19,7 +19,7 @@
/**
* This file defines the SPD addresses for the mainboard. Must be included in
- * cache_as_ram_auto.c
+ * romstage.c
*/
#define RC00 0
diff --git a/src/mainboard/amd/norwich/romstage.c b/src/mainboard/amd/norwich/romstage.c
index 841c8a246e..e957d7ea94 100644
--- a/src/mainboard/amd/norwich/romstage.c
+++ b/src/mainboard/amd/norwich/romstage.c
@@ -77,7 +77,7 @@ void main(unsigned long bist)
/* cs5536_disable_internal_uart: disable them for now, set them
* up later...
*/
- /* If debug. real setup done in chipset init via Config.lb. */
+ /* If debug. real setup done in chipset init via devicetree.cb. */
cs5536_setup_onchipuart(1);
mb_gpio_init();
uart_init();
diff --git a/src/mainboard/amd/tilapia_fam10/spd_addr.h b/src/mainboard/amd/tilapia_fam10/spd_addr.h
index c87a5995b8..489fa3330a 100644
--- a/src/mainboard/amd/tilapia_fam10/spd_addr.h
+++ b/src/mainboard/amd/tilapia_fam10/spd_addr.h
@@ -19,7 +19,7 @@
/**
* This file defines the SPD addresses for the mainboard. Must be included in
- * cache_as_ram_auto.c
+ * romstage.c
*/
#define RC00 0