diff options
Diffstat (limited to 'src/mainboard/amd/olivehillplus/dsdt.asl')
-rw-r--r-- | src/mainboard/amd/olivehillplus/dsdt.asl | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/src/mainboard/amd/olivehillplus/dsdt.asl b/src/mainboard/amd/olivehillplus/dsdt.asl index b74dac6218..56381e18f3 100644 --- a/src/mainboard/amd/olivehillplus/dsdt.asl +++ b/src/mainboard/amd/olivehillplus/dsdt.asl @@ -37,13 +37,13 @@ DefinitionBlock ( #include "acpi/usb_oc.asl" /* PCI IRQ mapping for the Southbridge */ - #include <southbridge/amd/agesa/hudson/acpi/pcie.asl> + #include <southbridge/amd/pi/avalon/acpi/pcie.asl> /* Describe the processor tree (\_PR) */ #include <cpu/amd/pi/00730F01/acpi/cpu.asl> /* Contains the supported sleep states for this chipset */ - #include <southbridge/amd/agesa/hudson/acpi/sleepstates.asl> + #include <southbridge/amd/pi/avalon/acpi/sleepstates.asl> /* Contains the Sleep methods (WAK, PTS, GTS, etc.) */ #include "acpi/sleep.asl" @@ -68,16 +68,16 @@ DefinitionBlock ( #include <northbridge/amd/pi/00730F01/acpi/northbridge.asl> /* Describe the AMD Fusion Controller Hub Southbridge */ - #include <southbridge/amd/agesa/hudson/acpi/fch.asl> + #include <southbridge/amd/pi/avalon/acpi/fch.asl> } /* Describe PCI INT[A-H] for the Southbridge */ - #include <southbridge/amd/agesa/hudson/acpi/pci_int.asl> + #include <southbridge/amd/pi/avalon/acpi/pci_int.asl> } /* End \_SB scope */ /* Describe SMBUS for the Southbridge */ - #include <southbridge/amd/agesa/hudson/acpi/smbus.asl> + #include <southbridge/amd/pi/avalon/acpi/smbus.asl> /* Define the General Purpose Events for the platform */ #include "acpi/gpe.asl" |