aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/ti/am335x/pinmux.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/ti/am335x/pinmux.c')
-rw-r--r--src/cpu/ti/am335x/pinmux.c158
1 files changed, 79 insertions, 79 deletions
diff --git a/src/cpu/ti/am335x/pinmux.c b/src/cpu/ti/am335x/pinmux.c
index 292865a495..88e5ffcbf3 100644
--- a/src/cpu/ti/am335x/pinmux.c
+++ b/src/cpu/ti/am335x/pinmux.c
@@ -28,163 +28,163 @@ static struct am335x_pinmux_regs *regs =
void am335x_pinmux_uart0(void)
{
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->uart0_rxd);
- writel(MODE(0) | PULLUDEN, &regs->uart0_txd);
+ write32(&regs->uart0_rxd, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->uart0_txd, MODE(0) | PULLUDEN);
}
void am335x_pinmux_uart1(void)
{
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->uart1_rxd);
- writel(MODE(0) | PULLUDEN, &regs->uart1_txd);
+ write32(&regs->uart1_rxd, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->uart1_txd, MODE(0) | PULLUDEN);
}
void am335x_pinmux_uart2(void)
{
// UART2_RXD
- writel(MODE(1) | PULLUP_EN | RXACTIVE, &regs->spi0_sclk);
+ write32(&regs->spi0_sclk, MODE(1) | PULLUP_EN | RXACTIVE);
// UART2_TXD
- writel(MODE(1) | PULLUDEN, &regs->spi0_d0);
+ write32(&regs->spi0_d0, MODE(1) | PULLUDEN);
}
void am335x_pinmux_uart3(void)
{
// UART3_RXD
- writel(MODE(1) | PULLUP_EN | RXACTIVE, &regs->spi0_cs1);
+ write32(&regs->spi0_cs1, MODE(1) | PULLUP_EN | RXACTIVE);
// UART3_TXD
- writel(MODE(1) | PULLUDEN, &regs->ecap0_in_pwm0_out);
+ write32(&regs->ecap0_in_pwm0_out, MODE(1) | PULLUDEN);
}
void am335x_pinmux_uart4(void)
{
// UART4_RXD
- writel(MODE(6) | PULLUP_EN | RXACTIVE, &regs->gpmc_wait0);
+ write32(&regs->gpmc_wait0, MODE(6) | PULLUP_EN | RXACTIVE);
// UART4_TXD
- writel(MODE(6) | PULLUDEN, &regs->gpmc_wpn);
+ write32(&regs->gpmc_wpn, MODE(6) | PULLUDEN);
}
void am335x_pinmux_uart5(void)
{
// UART5_RXD
- writel(MODE(4) | PULLUP_EN | RXACTIVE, &regs->lcd_data9);
+ write32(&regs->lcd_data9, MODE(4) | PULLUP_EN | RXACTIVE);
// UART5_TXD
- writel(MODE(4) | PULLUDEN, &regs->lcd_data8);
+ write32(&regs->lcd_data8, MODE(4) | PULLUDEN);
}
void am335x_pinmux_mmc0(int cd, int sk_evm)
{
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mmc0_dat0);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mmc0_dat1);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mmc0_dat2);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mmc0_dat3);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mmc0_clk);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mmc0_cmd);
+ write32(&regs->mmc0_dat0, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->mmc0_dat1, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->mmc0_dat2, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->mmc0_dat3, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->mmc0_clk, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->mmc0_cmd, MODE(0) | RXACTIVE | PULLUP_EN);
if (!sk_evm) {
// MMC0_WP
- writel(MODE(4) | RXACTIVE, &regs->mcasp0_aclkr);
+ write32(&regs->mcasp0_aclkr, MODE(4) | RXACTIVE);
}
if (cd) {
// MMC0_CD
- writel(MODE(5) | RXACTIVE | PULLUP_EN, &regs->spi0_cs1);
+ write32(&regs->spi0_cs1, MODE(5) | RXACTIVE | PULLUP_EN);
}
}
void am335x_pinmux_mmc1(void)
{
// MMC1_DAT0
- writel(MODE(1) | RXACTIVE | PULLUP_EN, &regs->gpmc_ad0);
+ write32(&regs->gpmc_ad0, MODE(1) | RXACTIVE | PULLUP_EN);
// MMC1_DAT1
- writel(MODE(1) | RXACTIVE | PULLUP_EN, &regs->gpmc_ad1);
+ write32(&regs->gpmc_ad1, MODE(1) | RXACTIVE | PULLUP_EN);
// MMC1_DAT2
- writel(MODE(1) | RXACTIVE | PULLUP_EN, &regs->gpmc_ad2);
+ write32(&regs->gpmc_ad2, MODE(1) | RXACTIVE | PULLUP_EN);
// MMC1_DAT3
- writel(MODE(1) | RXACTIVE | PULLUP_EN, &regs->gpmc_ad3);
+ write32(&regs->gpmc_ad3, MODE(1) | RXACTIVE | PULLUP_EN);
// MMC1_CLK
- writel(MODE(2) | RXACTIVE | PULLUP_EN, &regs->gpmc_csn1);
+ write32(&regs->gpmc_csn1, MODE(2) | RXACTIVE | PULLUP_EN);
// MMC1_CMD
- writel(MODE(2) | RXACTIVE | PULLUP_EN, &regs->gpmc_csn2);
+ write32(&regs->gpmc_csn2, MODE(2) | RXACTIVE | PULLUP_EN);
// MMC1_WP
- writel(MODE(7) | RXACTIVE | PULLUP_EN, &regs->gpmc_csn0);
+ write32(&regs->gpmc_csn0, MODE(7) | RXACTIVE | PULLUP_EN);
// MMC1_CD
- writel(MODE(7) | RXACTIVE | PULLUP_EN, &regs->gpmc_advn_ale);
+ write32(&regs->gpmc_advn_ale, MODE(7) | RXACTIVE | PULLUP_EN);
}
void am335x_pinmux_i2c0(void)
{
- writel(MODE(0) | RXACTIVE | PULLUDEN | SLEWCTRL, &regs->i2c0_sda);
- writel(MODE(0) | RXACTIVE | PULLUDEN | SLEWCTRL, &regs->i2c0_scl);
+ write32(&regs->i2c0_sda, MODE(0) | RXACTIVE | PULLUDEN | SLEWCTRL);
+ write32(&regs->i2c0_scl, MODE(0) | RXACTIVE | PULLUDEN | SLEWCTRL);
}
void am335x_pinmux_i2c1(void)
{
// I2C_DATA
- writel(MODE(2) | RXACTIVE | PULLUDEN | SLEWCTRL, &regs->spi0_d1);
+ write32(&regs->spi0_d1, MODE(2) | RXACTIVE | PULLUDEN | SLEWCTRL);
// I2C_SCLK
- writel(MODE(2) | RXACTIVE | PULLUDEN | SLEWCTRL, &regs->spi0_cs0);
+ write32(&regs->spi0_cs0, MODE(2) | RXACTIVE | PULLUDEN | SLEWCTRL);
}
void am335x_pinmux_spi0(void)
{
- writel(MODE(0) | RXACTIVE | PULLUDEN, &regs->spi0_sclk);
- writel(MODE(0) | RXACTIVE | PULLUDEN | PULLUP_EN, &regs->spi0_d0);
- writel(MODE(0) | RXACTIVE | PULLUDEN, &regs->spi0_d1);
- writel(MODE(0) | RXACTIVE | PULLUDEN | PULLUP_EN, &regs->spi0_cs0);
+ write32(&regs->spi0_sclk, MODE(0) | RXACTIVE | PULLUDEN);
+ write32(&regs->spi0_d0, MODE(0) | RXACTIVE | PULLUDEN | PULLUP_EN);
+ write32(&regs->spi0_d1, MODE(0) | RXACTIVE | PULLUDEN);
+ write32(&regs->spi0_cs0, MODE(0) | RXACTIVE | PULLUDEN | PULLUP_EN);
}
void am335x_pinmux_gpio0_7(void)
{
- writel(MODE(7) | PULLUDEN, &regs->ecap0_in_pwm0_out);
+ write32(&regs->ecap0_in_pwm0_out, MODE(7) | PULLUDEN);
}
void am335x_pinmux_rgmii1(void)
{
- writel(MODE(2), &regs->mii1_txen);
- writel(MODE(2) | RXACTIVE, &regs->mii1_rxdv);
- writel(MODE(2), &regs->mii1_txd0);
- writel(MODE(2), &regs->mii1_txd1);
- writel(MODE(2), &regs->mii1_txd2);
- writel(MODE(2), &regs->mii1_txd3);
- writel(MODE(2), &regs->mii1_txclk);
- writel(MODE(2) | RXACTIVE, &regs->mii1_rxclk);
- writel(MODE(2) | RXACTIVE, &regs->mii1_rxd0);
- writel(MODE(2) | RXACTIVE, &regs->mii1_rxd1);
- writel(MODE(2) | RXACTIVE, &regs->mii1_rxd2);
- writel(MODE(2) | RXACTIVE, &regs->mii1_rxd3);
+ write32(&regs->mii1_txen, MODE(2));
+ write32(&regs->mii1_rxdv, MODE(2) | RXACTIVE);
+ write32(&regs->mii1_txd0, MODE(2));
+ write32(&regs->mii1_txd1, MODE(2));
+ write32(&regs->mii1_txd2, MODE(2));
+ write32(&regs->mii1_txd3, MODE(2));
+ write32(&regs->mii1_txclk, MODE(2));
+ write32(&regs->mii1_rxclk, MODE(2) | RXACTIVE);
+ write32(&regs->mii1_rxd0, MODE(2) | RXACTIVE);
+ write32(&regs->mii1_rxd1, MODE(2) | RXACTIVE);
+ write32(&regs->mii1_rxd2, MODE(2) | RXACTIVE);
+ write32(&regs->mii1_rxd3, MODE(2) | RXACTIVE);
}
void am335x_pinmux_mii1(void)
{
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxerr);
- writel(MODE(0), &regs->mii1_txen);
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxdv);
- writel(MODE(0), &regs->mii1_txd0);
- writel(MODE(0), &regs->mii1_txd1);
- writel(MODE(0), &regs->mii1_txd2);
- writel(MODE(0), &regs->mii1_txd3);
- writel(MODE(0) | RXACTIVE, &regs->mii1_txclk);
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxclk);
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxd0);
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxd1);
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxd2);
- writel(MODE(0) | RXACTIVE, &regs->mii1_rxd3);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->mdio_data);
- writel(MODE(0) | PULLUP_EN, &regs->mdio_clk);
+ write32(&regs->mii1_rxerr, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_txen, MODE(0));
+ write32(&regs->mii1_rxdv, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_txd0, MODE(0));
+ write32(&regs->mii1_txd1, MODE(0));
+ write32(&regs->mii1_txd2, MODE(0));
+ write32(&regs->mii1_txd3, MODE(0));
+ write32(&regs->mii1_txclk, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_rxclk, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_rxd0, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_rxd1, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_rxd2, MODE(0) | RXACTIVE);
+ write32(&regs->mii1_rxd3, MODE(0) | RXACTIVE);
+ write32(&regs->mdio_data, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->mdio_clk, MODE(0) | PULLUP_EN);
}
void am335x_pinmux_nand(void)
{
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad0);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad1);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad2);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad3);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad4);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad5);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad6);
- writel(MODE(0) | PULLUP_EN | RXACTIVE, &regs->gpmc_ad7);
- writel(MODE(0) | RXACTIVE | PULLUP_EN, &regs->gpmc_wait0);
- writel(MODE(7) | PULLUP_EN | RXACTIVE, &regs->gpmc_wpn);
- writel(MODE(0) | PULLUDEN, &regs->gpmc_csn0);
- writel(MODE(0) | PULLUDEN, &regs->gpmc_advn_ale);
- writel(MODE(0) | PULLUDEN, &regs->gpmc_oen_ren);
- writel(MODE(0) | PULLUDEN, &regs->gpmc_wen);
- writel(MODE(0) | PULLUDEN, &regs->gpmc_be0n_cle);
+ write32(&regs->gpmc_ad0, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad1, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad2, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad3, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad4, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad5, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad6, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_ad7, MODE(0) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_wait0, MODE(0) | RXACTIVE | PULLUP_EN);
+ write32(&regs->gpmc_wpn, MODE(7) | PULLUP_EN | RXACTIVE);
+ write32(&regs->gpmc_csn0, MODE(0) | PULLUDEN);
+ write32(&regs->gpmc_advn_ale, MODE(0) | PULLUDEN);
+ write32(&regs->gpmc_oen_ren, MODE(0) | PULLUDEN);
+ write32(&regs->gpmc_wen, MODE(0) | PULLUDEN);
+ write32(&regs->gpmc_be0n_cle, MODE(0) | PULLUDEN);
}
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 05:10:22 +0000