aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/samsung/exynos5250/spi.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/samsung/exynos5250/spi.c')
-rw-r--r--src/cpu/samsung/exynos5250/spi.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/samsung/exynos5250/spi.c b/src/cpu/samsung/exynos5250/spi.c
index 642ae23bb6..1c365dc5ca 100644
--- a/src/cpu/samsung/exynos5250/spi.c
+++ b/src/cpu/samsung/exynos5250/spi.c
@@ -42,7 +42,7 @@ static void exynos_spi_rx_tx(struct exynos_spi *regs, int todo,
unsigned int *rxp = (unsigned int *)(dinp + (i * (32 * 1024)));
unsigned int out_bytes, in_bytes;
- // TODO In currrent implementation, every read/write must be aligned to
+ // TODO In current implementation, every read/write must be aligned to
// 4 bytes, otherwise you may get timeout or other unexpected results.
ASSERT(todo % 4 == 0);
@@ -90,7 +90,7 @@ int exynos_spi_open(struct exynos_spi *regs)
SPI_MODE_CH_WIDTH_WORD | SPI_MODE_BUS_WIDTH_WORD);
clrbits_le32(&regs->ch_cfg, SPI_CH_CPOL_L); /* CPOL: active high */
- /* clear rx and tx channel if set priveously */
+ /* clear rx and tx channel if set previously */
clrbits_le32(&regs->ch_cfg, SPI_RX_CH_ON | SPI_TX_CH_ON);
setbits_le32(&regs->swap_cfg,