summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/common/Kconfig8
-rw-r--r--src/cpu/intel/common/common_init.c3
2 files changed, 11 insertions, 0 deletions
diff --git a/src/cpu/intel/common/Kconfig b/src/cpu/intel/common/Kconfig
index 51b8ccb83f..0f6bd6879a 100644
--- a/src/cpu/intel/common/Kconfig
+++ b/src/cpu/intel/common/Kconfig
@@ -31,6 +31,14 @@ config SET_MSR_AESNI_LOCK_BIT
config CPU_INTEL_COMMON_TIMEBASE
bool
+config CPU_INTEL_COMMON_RESERVED_PHYS_ADDR_BITS
+ int
+ help
+ Specify the number of physical address reserved bits. This
+ config can be set for SoCs with reserved bits which cannot
+ be probed at runtime. A runtime detection by hardware
+ probing will be attempted if the value is -1.
+
endif
config CPU_INTEL_COMMON_VOLTAGE
diff --git a/src/cpu/intel/common/common_init.c b/src/cpu/intel/common/common_init.c
index 55bc59eb75..83a21e05ed 100644
--- a/src/cpu/intel/common/common_init.c
+++ b/src/cpu/intel/common/common_init.c
@@ -258,6 +258,9 @@ static unsigned int get_tme_keyid_bits(void)
unsigned int get_reserved_phys_addr_bits(void)
{
+ if (CONFIG_CPU_INTEL_COMMON_RESERVED_PHYS_ADDR_BITS)
+ return CONFIG_CPU_INTEL_COMMON_RESERVED_PHYS_ADDR_BITS;
+
if (!is_tme_supported())
return 0;