aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/socket_BGA956/Makefile.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/socket_BGA956/Makefile.inc')
-rw-r--r--src/cpu/intel/socket_BGA956/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/socket_BGA956/Makefile.inc b/src/cpu/intel/socket_BGA956/Makefile.inc
index 2325bb9e32..22c1a7c9eb 100644
--- a/src/cpu/intel/socket_BGA956/Makefile.inc
+++ b/src/cpu/intel/socket_BGA956/Makefile.inc
@@ -10,3 +10,4 @@ subdirs-y += ../speedstep
# Use Intel Core (not Core 2) code for CAR init, any CPU might be used.
cpu_incs-y += $(src)/cpu/intel/model_6ex/cache_as_ram.inc
+romstage-y += ../car/romstage.c