aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/slot_1/l2_cache.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/slot_1/l2_cache.c')
-rw-r--r--src/cpu/intel/slot_1/l2_cache.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/intel/slot_1/l2_cache.c b/src/cpu/intel/slot_1/l2_cache.c
index 7c127b3fb0..60b94522af 100644
--- a/src/cpu/intel/slot_1/l2_cache.c
+++ b/src/cpu/intel/slot_1/l2_cache.c
@@ -692,7 +692,7 @@ int p6_configure_l2_cache(void)
if (v >= 0 && (v & 0x20)) {
bblctl3 = rdmsr(BBL_CR_CTL3);
bblctl3.lo |= (BBLCR3_L2_ADDR_PARITY_ENABLE |
- BBLCR3_L2_CRTN_PARITY_ENABLE);
+ BBLCR3_L2_CRTN_PARITY_ENABLE);
wrmsr(BBL_CR_CTL3, bblctl3);
}