aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/haswell/cache_as_ram.inc')
-rw-r--r--src/cpu/intel/haswell/cache_as_ram.inc4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/cpu/intel/haswell/cache_as_ram.inc b/src/cpu/intel/haswell/cache_as_ram.inc
index 3349883c53..fe595fbd22 100644
--- a/src/cpu/intel/haswell/cache_as_ram.inc
+++ b/src/cpu/intel/haswell/cache_as_ram.inc
@@ -179,8 +179,6 @@ before_romstage:
* for setting up MTRRs. */
movl %eax, %ebx
- post_code(0x2f)
-
post_code(0x30)
/* Disable cache. */
@@ -196,7 +194,7 @@ before_romstage:
andl $(~MTRR_DEF_TYPE_EN), %eax
wrmsr
- post_code(0x31)
+ post_code(0x32)
/* Disable the no eviction run state */
movl $NoEvictMod_MSR, %ecx