aboutsummaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa/family12/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/amd/agesa/family12/romstage.c')
-rw-r--r--src/cpu/amd/agesa/family12/romstage.c6
1 files changed, 5 insertions, 1 deletions
diff --git a/src/cpu/amd/agesa/family12/romstage.c b/src/cpu/amd/agesa/family12/romstage.c
index 4fb2e685a7..67108b9093 100644
--- a/src/cpu/amd/agesa/family12/romstage.c
+++ b/src/cpu/amd/agesa/family12/romstage.c
@@ -35,13 +35,17 @@
#include <arch/cpu.h>
#include "platform_cfg.h"
+void asmlinkage early_all_cores(void)
+{
+ amd_initmmio();
+}
+
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{
struct sysinfo *cb = NULL;
u32 val;
post_code(0x35);
- amd_initmmio();
if (!cpu_init_detectedx && boot_cpu()) {
post_code(0x30);