aboutsummaryrefslogtreecommitdiff
path: root/src/arch/x86/include/arch/romstage.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/x86/include/arch/romstage.h')
-rw-r--r--src/arch/x86/include/arch/romstage.h9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/arch/x86/include/arch/romstage.h b/src/arch/x86/include/arch/romstage.h
index 2ac225875f..15c93f24bd 100644
--- a/src/arch/x86/include/arch/romstage.h
+++ b/src/arch/x86/include/arch/romstage.h
@@ -88,4 +88,13 @@ void run_postcar_phase(struct postcar_frame *pcf);
*/
void late_car_teardown(void);
+/*
+ * Cache the TSEG region at the top of ram. This region is
+ * not restricted to SMM mode until SMM has been relocated.
+ * By setting the region to cacheable it provides faster access
+ * when relocating the SMM handler as well as using the TSEG
+ * region for other purposes.
+ */
+void postcar_enable_tseg_cache(struct postcar_frame *pcf);
+
#endif /* __ARCH_ROMSTAGE_H__ */