summaryrefslogtreecommitdiff
path: root/Documentation/mainboard/asus
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/mainboard/asus')
-rw-r--r--Documentation/mainboard/asus/a88xm-e.md4
-rw-r--r--Documentation/mainboard/asus/f2a85-m.md8
-rw-r--r--Documentation/mainboard/asus/p2b-ls.md4
-rw-r--r--Documentation/mainboard/asus/p3b-f.md4
-rw-r--r--Documentation/mainboard/asus/p5q.md4
-rw-r--r--Documentation/mainboard/asus/p8c_ws.md4
-rw-r--r--Documentation/mainboard/asus/p8h61-m_lx.md4
-rw-r--r--Documentation/mainboard/asus/p8h61-m_pro.md4
-rw-r--r--Documentation/mainboard/asus/p8h77-v.md4
-rw-r--r--Documentation/mainboard/asus/p8z77-m.md4
-rw-r--r--Documentation/mainboard/asus/p8z77-m_pro.md4
-rw-r--r--Documentation/mainboard/asus/p8z77-v.md4
-rw-r--r--Documentation/mainboard/asus/wifigo_v1.md2
13 files changed, 27 insertions, 27 deletions
diff --git a/Documentation/mainboard/asus/a88xm-e.md b/Documentation/mainboard/asus/a88xm-e.md
index 77615313e0..dbfb99c9f7 100644
--- a/Documentation/mainboard/asus/a88xm-e.md
+++ b/Documentation/mainboard/asus/a88xm-e.md
@@ -14,7 +14,7 @@ and their GPU is [Sea Islands] (GCN2-based).
A10 Richland is recommended for the best performance and working IOMMU.
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| A88XM-E | |
+------------------+--------------------------------------------------+
@@ -36,7 +36,7 @@ A10 Richland is recommended for the best performance and working IOMMU.
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+------------+
| Type | Value |
+=====================+============+
diff --git a/Documentation/mainboard/asus/f2a85-m.md b/Documentation/mainboard/asus/f2a85-m.md
index ce7c24973d..790a2f7592 100644
--- a/Documentation/mainboard/asus/f2a85-m.md
+++ b/Documentation/mainboard/asus/f2a85-m.md
@@ -15,7 +15,7 @@ Both "Trinity" and "Richland" desktop processing units are working,
the CPU architecture in these CPUs/APUs is [Piledriver],
and their GPU is [TeraScale 3] (VLIW4-based).
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| F2A85-M | |
+------------------+--------------------------------------------------+
@@ -35,7 +35,7 @@ and their GPU is [TeraScale 3] (VLIW4-based).
+------------------+--------------------------------------------------+
```
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| F2A85-M LE | |
+------------------+--------------------------------------------------+
@@ -55,7 +55,7 @@ and their GPU is [TeraScale 3] (VLIW4-based).
+------------------+--------------------------------------------------+
```
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| F2A85-M PRO | |
+------------------+--------------------------------------------------+
@@ -77,7 +77,7 @@ and their GPU is [TeraScale 3] (VLIW4-based).
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+------------+
| Type | Value |
+=====================+============+
diff --git a/Documentation/mainboard/asus/p2b-ls.md b/Documentation/mainboard/asus/p2b-ls.md
index c119993510..c1bb1c4bd9 100644
--- a/Documentation/mainboard/asus/p2b-ls.md
+++ b/Documentation/mainboard/asus/p2b-ls.md
@@ -10,7 +10,7 @@ This page describes how to run coreboot on the ASUS P2B-LS mainboard.
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+---------------------------+
| Type | Value |
+=====================+===========================+
@@ -90,7 +90,7 @@ for only CPU models that the board will actually be run with.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | Intel I440BX |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p3b-f.md b/Documentation/mainboard/asus/p3b-f.md
index 3db20970f7..addc7d9cef 100644
--- a/Documentation/mainboard/asus/p3b-f.md
+++ b/Documentation/mainboard/asus/p3b-f.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the ASUS P3B-F mainboard.
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+---------------------------+
| Type | Value |
+=====================+===========================+
@@ -88,7 +88,7 @@ for only CPU models that the board will actually be run with.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | Intel I440BX |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p5q.md b/Documentation/mainboard/asus/p5q.md
index ec208876a0..0b5fcb6021 100644
--- a/Documentation/mainboard/asus/p5q.md
+++ b/Documentation/mainboard/asus/p5q.md
@@ -32,7 +32,7 @@ This page describes how to run coreboot on the [ASUS P5Q] desktop board.
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+-------------------+----------------+
| Type | Value |
+===================+================+
@@ -56,7 +56,7 @@ You can flash coreboot into your motherboard using [this guide].
## Technology
-```eval_rst
+```{eval-rst}
+------------------+---------------------------------------------------+
| Northbridge | Intel P45 (called x4x in coreboot code) |
+------------------+---------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8c_ws.md b/Documentation/mainboard/asus/p8c_ws.md
index a9aa58974f..63f80acde2 100644
--- a/Documentation/mainboard/asus/p8c_ws.md
+++ b/Documentation/mainboard/asus/p8c_ws.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8H77-V].
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+----------------+
| Type | Value |
+=====================+================+
@@ -69,7 +69,7 @@ flash externally.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8h61-m_lx.md b/Documentation/mainboard/asus/p8h61-m_lx.md
index a4b54cd93f..cc0dfb132f 100644
--- a/Documentation/mainboard/asus/p8h61-m_lx.md
+++ b/Documentation/mainboard/asus/p8h61-m_lx.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8H61-M LX].
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+------------+
| Type | Value |
+=====================+============+
@@ -84,7 +84,7 @@ region is not readable even by the host.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8h61-m_pro.md b/Documentation/mainboard/asus/p8h61-m_pro.md
index 713c794b0a..3f9bf366f8 100644
--- a/Documentation/mainboard/asus/p8h61-m_pro.md
+++ b/Documentation/mainboard/asus/p8h61-m_pro.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8H61-M Pro].
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+------------+
| Type | Value |
+=====================+============+
@@ -78,7 +78,7 @@ region is not readable even by the host.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8h77-v.md b/Documentation/mainboard/asus/p8h77-v.md
index 97b84ea7d0..7aec6c3c8f 100644
--- a/Documentation/mainboard/asus/p8h77-v.md
+++ b/Documentation/mainboard/asus/p8h77-v.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8H77-V].
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+----------------+
| Type | Value |
+=====================+================+
@@ -56,7 +56,7 @@ work. The flash chip is socketed, so it's easy to remove and reflash.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8z77-m.md b/Documentation/mainboard/asus/p8z77-m.md
index a7011692fb..23b28eec14 100644
--- a/Documentation/mainboard/asus/p8z77-m.md
+++ b/Documentation/mainboard/asus/p8z77-m.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8Z77-M].
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+----------------+
| Type | Value |
+=====================+================+
@@ -112,7 +112,7 @@ therefore they currently do nothing under coreboot.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8z77-m_pro.md b/Documentation/mainboard/asus/p8z77-m_pro.md
index 8bfac25541..93400bc0d1 100644
--- a/Documentation/mainboard/asus/p8z77-m_pro.md
+++ b/Documentation/mainboard/asus/p8z77-m_pro.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8Z77-M PRO]
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+----------------+
| Type | Value |
+=====================+================+
@@ -143,7 +143,7 @@ easy to remove and reflash.
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/p8z77-v.md b/Documentation/mainboard/asus/p8z77-v.md
index dba02b9435..e6ae9a8018 100644
--- a/Documentation/mainboard/asus/p8z77-v.md
+++ b/Documentation/mainboard/asus/p8z77-v.md
@@ -4,7 +4,7 @@ This page describes how to run coreboot on the [ASUS P8Z77-V].
## Flashing coreboot
-```eval_rst
+```{eval-rst}
+---------------------+----------------+
| Type | Value |
+=====================+================+
@@ -86,7 +86,7 @@ See [Asus Wi-Fi Go! v1].
## Technology
-```eval_rst
+```{eval-rst}
+------------------+--------------------------------------------------+
| Northbridge | :doc:`../../northbridge/intel/sandybridge/index` |
+------------------+--------------------------------------------------+
diff --git a/Documentation/mainboard/asus/wifigo_v1.md b/Documentation/mainboard/asus/wifigo_v1.md
index d5ad327053..1685c68076 100644
--- a/Documentation/mainboard/asus/wifigo_v1.md
+++ b/Documentation/mainboard/asus/wifigo_v1.md
@@ -8,7 +8,7 @@ through a proprietary 16-1 pin connector.
I managed to grope the most pinout of the proprietary connector.
See [Mini PCIe pinout] for more info.
-```eval_rst
+```{eval-rst}
+------------+----------+-----------+------------+----------+-----------+
| WIFIGO Pin | Usage | mPCIe pin | WIFIGO Pin | Usage | mPCIe pin |
+============+==========+===========+============+==========+===========+