summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--util/flashrom/README2
-rw-r--r--util/flashrom/board_enable.c4
-rw-r--r--util/flashrom/chipset_enable.c7
3 files changed, 7 insertions, 6 deletions
diff --git a/util/flashrom/README b/util/flashrom/README
index b272a86af7..0c56cc1298 100644
--- a/util/flashrom/README
+++ b/util/flashrom/README
@@ -53,6 +53,7 @@ no LinuxBIOS table is found:
* IWILL DK8-HTX: use -m iwill:dk8_htx
* Agami Aruma: use -m AGAMI:ARUMA
* ASUS P5A: use -m asus:p5a
+* IBM x3455: use -m ibm:x3455
ROM Layout Support
@@ -153,6 +154,7 @@ AMD CS5530
AMD Geode SC1100
AMD AMD-8111
ATI SB400
+Broadcom HT-1000
Intel ICH0-ICH8 (all variations)
Intel PIIX4/PIIX4E/PIIX4M
NVIDIA CK804
diff --git a/util/flashrom/board_enable.c b/util/flashrom/board_enable.c
index 852da40dad..416d60ca07 100644
--- a/util/flashrom/board_enable.c
+++ b/util/flashrom/board_enable.c
@@ -250,10 +250,10 @@ static int board_ibm_x3455(const char *name)
{
uint8_t byte;
- /* Set GPIO lines in HT1000 southbridge */
+ /* Set GPIO lines in the Broadcom HT-1000 southbridge. */
outb(0x45, 0xcd6);
byte = inb(0xcd7);
- outb(byte|0x20, 0xcd7);
+ outb(byte | 0x20, 0xcd7);
return 0;
}
diff --git a/util/flashrom/chipset_enable.c b/util/flashrom/chipset_enable.c
index 3e532447e6..b4deee3e95 100644
--- a/util/flashrom/chipset_enable.c
+++ b/util/flashrom/chipset_enable.c
@@ -387,12 +387,11 @@ static int enable_flash_mcp55(struct pci_dev *dev, char *name)
}
-
static int enable_flash_ht1000(struct pci_dev *dev, char *name)
{
- unsigned char byte;
+ uint8_t byte;
- /* Set the 4MB enable bit */
+ /* Set the 4MB enable bit. */
byte = pci_read_byte(dev, 0x41);
byte |= 0x0e;
pci_write_byte(dev, 0x41, byte);
@@ -462,7 +461,7 @@ static FLASH_ENABLE enables[] = {
{0x1002, 0x4377, "ATI SB400", enable_flash_sb400}, /* ATI Technologies Inc IXP SB400 PCI-ISA Bridge (rev 80) */
- {0x1166, 0x0205, "BCM HT1000", enable_flash_ht1000},
+ {0x1166, 0x0205, "Broadcom HT-1000", enable_flash_ht1000},
};
/*