aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/soc/intel/common/Kconfig.common4
-rw-r--r--src/soc/intel/common/basecode/Kconfig3
2 files changed, 3 insertions, 4 deletions
diff --git a/src/soc/intel/common/Kconfig.common b/src/soc/intel/common/Kconfig.common
index 44c2392abc..eae8e85535 100644
--- a/src/soc/intel/common/Kconfig.common
+++ b/src/soc/intel/common/Kconfig.common
@@ -6,13 +6,13 @@ config SOC_INTEL_COMMON
if SOC_INTEL_COMMON
-comment "Intel SoC Common Code"
+comment "Intel SoC Common Code for IP blocks"
source "src/soc/intel/common/block/Kconfig"
comment "Intel SoC Common PCH Code"
source "src/soc/intel/common/pch/Kconfig"
-comment "Intel SoC Common coreboot stages"
+comment "Intel SoC Common coreboot stages and non-IP blocks"
source "src/soc/intel/common/basecode/Kconfig"
config SOC_INTEL_COMMON_RESET
diff --git a/src/soc/intel/common/basecode/Kconfig b/src/soc/intel/common/basecode/Kconfig
index 68aea15671..1c93244573 100644
--- a/src/soc/intel/common/basecode/Kconfig
+++ b/src/soc/intel/common/basecode/Kconfig
@@ -1,11 +1,10 @@
config SOC_INTEL_COMMON_BASECODE
bool
help
- Common coreboot stages for Intel platform
+ Common coreboot stages and non-IP block for Intel platform
if SOC_INTEL_COMMON_BASECODE
-comment "Intel platform Common coreboot stage files"
source "src/soc/intel/common/basecode/*/Kconfig"
source "src/soc/intel/common/basecode/*/*/Kconfig"