aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/southbridge/intel/i82801gx/early_init.c5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801gx/early_init.c b/src/southbridge/intel/i82801gx/early_init.c
index 0bd6198e2c..f91a5dc1d0 100644
--- a/src/southbridge/intel/i82801gx/early_init.c
+++ b/src/southbridge/intel/i82801gx/early_init.c
@@ -112,6 +112,9 @@ void i82801gx_early_init(void)
RCBA8(OIC) = 0x03;
RCBA8(OIC);
- ich7_setup_cir();
+ /* A lot of CIR bits relate DMI setup which is likely not correctly
+ done for x4x. The issue is also present on ICH10. */
+ if (!CONFIG(NORTHBRIDGE_INTEL_X4X))
+ ich7_setup_cir();
}
#endif