aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/southbridge/intel/i82801ix/i82801ix.c2
-rw-r--r--src/southbridge/intel/i82801jx/i82801jx.c2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/southbridge/intel/i82801ix/i82801ix.c b/src/southbridge/intel/i82801ix/i82801ix.c
index 7e91ba11c6..797856ea78 100644
--- a/src/southbridge/intel/i82801ix/i82801ix.c
+++ b/src/southbridge/intel/i82801ix/i82801ix.c
@@ -46,7 +46,7 @@ static void i82801ix_early_settings(const config_t *const info)
RCBA32(RCBA_CIR9) = (RCBA32(RCBA_CIR9) & ~(0x3 << 26)) | (0x2 << 26);
RCBA32(RCBA_CIR7) = (RCBA32(RCBA_CIR7) & ~(0xf << 16)) | (0x5 << 16);
RCBA32(RCBA_CIR13) = (RCBA32(RCBA_CIR13) & ~(0xf << 16)) | (0x5 << 16);
- RCBA32(RCBA_CIR5) |= (1 << 0);
+ /* RCBA32(RCBA_CIR5) |= (1 << 0); cf. Specification Update */
RCBA32(RCBA_CIR10) |= (3 << 16);
}
diff --git a/src/southbridge/intel/i82801jx/i82801jx.c b/src/southbridge/intel/i82801jx/i82801jx.c
index 2afe3b5e74..31df5c4d14 100644
--- a/src/southbridge/intel/i82801jx/i82801jx.c
+++ b/src/southbridge/intel/i82801jx/i82801jx.c
@@ -45,7 +45,7 @@ static void i82801jx_early_settings(const config_t *const info)
RCBA32(RCBA_CIR9) = (RCBA32(RCBA_CIR9) & ~(0x3 << 26)) | (0x2 << 26);
RCBA32(RCBA_CIR7) = (RCBA32(RCBA_CIR7) & ~(0xf << 16)) | (0x5 << 16);
RCBA32(RCBA_CIR13) = (RCBA32(RCBA_CIR13) & ~(0xf << 16)) | (0x5 << 16);
- RCBA32(RCBA_CIR5) |= (1 << 0);
+ /* RCBA32(RCBA_CIR5) |= (1 << 0); cf. Specification Update */
RCBA32(RCBA_CIR10) |= (3 << 16);
}