aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/soc/nvidia/tegra132/include/soc/addressmap.h11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/soc/nvidia/tegra132/include/soc/addressmap.h b/src/soc/nvidia/tegra132/include/soc/addressmap.h
index f5f72db7e4..6c5a594024 100644
--- a/src/soc/nvidia/tegra132/include/soc/addressmap.h
+++ b/src/soc/nvidia/tegra132/include/soc/addressmap.h
@@ -66,12 +66,23 @@ enum {
TEGRA_SPI4_BASE = TEGRA_APB_MISC_BASE + 0xDA00,
TEGRA_SPI5_BASE = TEGRA_APB_MISC_BASE + 0xDC00,
TEGRA_SPI6_BASE = TEGRA_APB_MISC_BASE + 0xDE00,
+ TEGRA_SBC1_BASE = TEGRA_SPI1_BASE,
+ TEGRA_SBC2_BASE = TEGRA_SPI2_BASE,
+ TEGRA_SBC3_BASE = TEGRA_SPI3_BASE,
+ TEGRA_SBC4_BASE = TEGRA_SPI4_BASE,
+ TEGRA_SBC5_BASE = TEGRA_SPI5_BASE,
+ TEGRA_SBC6_BASE = TEGRA_SPI6_BASE,
TEGRA_PMC_BASE = TEGRA_APB_MISC_BASE + 0xE400,
TEGRA_FUSE_BASE = TEGRA_APB_MISC_BASE + 0xF800,
TEGRA_MC_BASE = 0x70019000,
TEGRA_EMC_BASE = 0x7001B000,
TEGRA_CLUSTER_CLOCK_BASE = 0x70040000,
TEGRA_CSITE_BASE = 0x70800000,
+ TEGRA_SDMMC_BASE = 0x700b0000,
+ TEGRA_SDMMC1_BASE = TEGRA_SDMMC_BASE + 0x0000,
+ TEGRA_SDMMC2_BASE = TEGRA_SDMMC_BASE + 0x0200,
+ TEGRA_SDMMC3_BASE = TEGRA_SDMMC_BASE + 0x0400,
+ TEGRA_SDMMC4_BASE = TEGRA_SDMMC_BASE + 0x0600,
TEGRA_SYSCTR0_BASE = 0x700F0000,
TEGRA_USBD_BASE = 0x7D000000,
TEGRA_USB2_BASE = 0x7D004000,